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Abstract
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Doctor of Philosophy
Methodologies for automated synthesis of memory and interconnect
subsystems in parallel architectures
by Luca Gallo
As frequency scaling for single-core computers has today reached practical lim-
its, the only eective source for improving computing performance is parallelism.
Consequently, automated design approaches leveraging on parallel programming
paradigms, such as OpenMP, appear a viable strategy for designing on-chip sys-
tems. At the same time, emerging architectures, such as recongurable hardware
platforms, can provide unparalleled performance and scalability; in fact they al-
low to customize memory and communication subsystems based on the application
needs. However, current high level synthesis tools often lack enough intelligence
to capture those opportunities consequently leaving room for research.
As a rst contribution of this thesis, a novel technique based on integer lattices is
proposed for tailoring the memory architecture to the application accesses pattern.
Data are automatically partitioned across the available memory banks reducing
conicts so as to improve performance. Compared to existing techniques, the
rigorous spatial regularity of lattices yields more compact circuits. As a second
aspect, in order to sustain the execution parallelism stemming from the presence of
multiple memory banks, an ecient interconnection subsystem must be designed.
To this aim, the thesis proposes a methodology capable of targeting the intercon-
nect to the trac prole imposed by the distributed memory. In conclusion, all
the proposed techniques are merged together in a comprehensive OpenMP-based
design ow, resulting in an automated framework that well ts in the electronic
design automation panorama.
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Chapter 1
Introduction
1.1 Memory at the centre of thinking
Systems designers, whether they use FPGA or ASIC technologies, strive to in-
crease memory bandwidth. Memory architecture has become a prevalent topic
to the extent that systems architects, at any level, must tune, tweak and plan
systems with the memory at the centre of their thinking. The reason behind has
been clear for many years already: GigaHertz clock frequencies and hundreds of
processing elements, also known as cores, ood the memory system with requests
of billions of bytes per second. Unfortunately, the evolution of electronic systems
has undermined the pillars of traditional memory design. Multi-threading and het-
erogeneity have changed the way memory is accessed, patterns are getting highly
unpredictable and general rules that have driven traditional caching strategies are
slowly losing their validity when coming to such complex systems. In fact, both of
those trends complicate the simple locality of references upon which DRAMs and
caches bandwidth depends. On the other hand, emerging computing technolo-
gies provide the unprecedented opportunity of tailoring the memory architecture
to the application access pattern because they are provided with high degree of
exibility. This customization possibility appears, today, one of the most viable
possibilities for tackling the thick memory wall. Field Programmable Gate Arrays
(FPGAs), for example, can contain up to thousands of on-chip memory banks that
can be accessed simultaneously by parallel computing elements through complex
1
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interconnects. While an o-chip memory is often still required due to capacity
requirements, on-chip memory is the highest throughput, lowest latency possible
memory in a FPGA-based system. Being made of several physically independent
banks, it oers a considerable access parallelism. As a direct consequence, the
problem of augmenting memory bandwidth is strictly related to partitioning data
wisely among the available banks reducing as much as possible the number of
conicts.
Part of this thesis analyzes the problem of automatic memory partitioning target-
ing platforms provided with multiple independent memory banks. Specically, a
high level specication of an application is statically analyzed in order to derive
the partitioning solution that most boosts bandwidth. In that respect, the thesis,
rst proposes solutions and algorithms that extend the state of the art and then
analyzes the impact of those choices in terms of performance and area.
1.2 Interconnection infrastructures
No matter how perfectly the memory architecture is tailored to the application, a
bottleneck in the communication between two components might stall the entire
chip [3], even provoking a functional failure. Given the high data rate that the
communication subsystems must sustain, they have evolved considerably during
the last years. First-generation on-chip interconnects consist of conventional bus
and crossbar structures. Buses are mostly wires that interconnect IP cores by
means of a centralized arbiter. Examples are AMBA AHB/APB [4] and CoreCon-
nect from IBM (PLB/OPB) [5]. However, the growing demand for high-bandwidth
interconnects has led to an increasing interest in multi-layered structures, namely
crossbars, such as ARMAMBA AXI [6] and STBus [7]. A crossbar is a communica-
tion architecture with multiple buses operating in parallel. It can be full or partial
depending on the required connectivity between masters and slaves. Crossbars
provide lower latency and higher bandwidth, although this benet usually comes
at non-negligible area costs compared to shared buses. Buses and crossbars are
tightly-coupled solutions, in that they require all IP cores to have exactly the
same interfaces, both logically and in physical design parameters [8]. Networks on
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Chip (NoCs) [9] enable higher levels of scalability by supporting loosely coupled
solutions. NoCs are particularly well-suited when targeting reusability, maintain-
ability, and testability as the main design objectives, while bridged buses/crossbar
architectures ensure low-power, high-performance, and predictable interconnects.
As in the case of memory architectures, customizing the interconnect according
to the applications requirements is the most rewarding solution in terms of per-
formance, area and power/energy. Especially in presence of a partitioned memory
subsystem, designing the interconnect analyzing the trac between processing
elements and memory slaves, i.e. banks, is particularly rewarding. In fact, al-
though this topic is of high interest for industrial and academic research, coupling
the memory architecture denition and the interconnect design so tightly is what
makes the proposed methodologies distinguish from the current literature. When
both problems are analyzed together and blended in a single design ow they
enable high levels of scalability, area and power eciency.
1.3 Electronic system level design
The same technological platforms allowing a high degree of customization for mem-
ories and interconnects pose a key challenge for today's semiconductor industry:
the so-called programmability wall. As they get more and more heterogeneous,
ne-tuning programs for performance becomes very complicated, or at least far
more dicult than it was when the Von Neumann abstraction was mainstream.
Heterogeneous computing refers to systems that use a variety of dierent com-
putational units: general-purpose processors, special-purpose units, i.e. digital
signal processors or the popular graphics processing units (GPUs), co-processors
or custom acceleration logic, i.e. application-specic circuits, often implemented
on eld-programmable gate arrays (FPGAs). Unlike the general-purpose proces-
sor case, such computational units act as accelerators and need to be carefully
programmed on a per-application basis to yield real performance improvements.
To overcome all those programmability issues, Electronic System Level (ESL) de-
sign is an emerging design approach that is essentially focused on raising the design
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abstraction levels [10]. It encompasses methodologies and tools for design automa-
tion and it is the big picture, the scientic context in which this thesis is placed.
ESL design is also dened as concurrent design of hardware and software describ-
ing the system at a behavioral level. The algorithmic nature of the system, must
be captured by the designer and then formalized into an appropriate specication.
The height of the abstraction level at which the specication is oered, creates
a big gap between the design phase and the eective synthesis phase primarily
because several design choices are possible.
To give a clearer idea of what ESL design is, an example of a C/OpenMP based
ow is depicted in gure 1.1.
Figure 1.1: An example of a ESL design ow
It starts with the description of the system's behavior using an appropriate MoC
(Model Of Computation) that in this case is C with OpenMP extensions. The
choice of using a widespread programming language as MoC, gives the advantage
of a friendly learning curve but lacks any direct formal verication and analysis
method. Also, ussing a MoC where a coarse-grained parallelism is identied explic-
itly at task-level gives hints to the subsequent steps of the ow on how to perform
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the Design Space Exploration (DSE), hence limiting the design space while achiev-
ing the specied parallelism. Furthermore, using a programming language as MoC
enables the designer to immediately have an executable specication of the system
ready to give a functional outcome of the specication. For example, in the case
of OpenMP, a fully compliant code could be executed on the same workstation
where the left steps of the ow are carried out. The hardware/software parti-
tioning, either performed manually or supported by automated tools, corresponds
to a bifurcation in the ow. It is during the hardware software partitioning that
the DSE procedure takes place. The output is to determine where and how to
map functional components (in this case OpenMP threads), as hardware units or
software subsystems. In fact, this example ow is highly general because it com-
bines a platform-based methodology (bottom-up) and a top-down path by means
of high-level synthesis. Typically, components with strict I/O requirements, are
included into the system using pre-synthesized soft-macros in the form of netlists
or VHDL code whereas OpenMP threads are subject to high level synthesis. Once
the whole system is assembled it can be synthesized using back-end tools and the
software can be compiled using appropriate compilers for the target processors.
One of the key enabler of ESL design approaches is High Level Synthesis (HLS).
Putting it simply, HLS is a technology transforming an high-level language into
a functionally equivalent circuit. HLS has the potential of hiding the implemen-
tation details underlying the high-level specication of the application semantics
and algorithms, including such low-level aspects as timing, data transfers, and
storage [11]. This can greatly reduce design times and verication eorts [12]. In
the example ow shown in gure 1.1, HLS in involved for translating the OpenMP
threads into hardware circuits.
Since ESL design ows and HLS have to ll a considerable semantic gap, typically
from C to gates, they leave open a number of design choices subject to discussion
and improvements. While some of them are widely discussed in the existing lit-
erature such as pipelining techniques, loop scheduling and tasks mapping, others
have been less subject to research even though being equally important for sys-
tems performance. One of those issues is, unsurprisingly, memory partitioning.
For example, it's widely known that an FPGA has many independent banks and
trivial partitioning choices are already adopted by commercial HLS engines, but
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targeting the memory architecture to the application prole is a much wider thing
as we will see in chapter 2 and 3. One more big issue concerns how the communi-
cation subsystem is realized and targeted to the specic application as explained
in chapter 4. Later in the thesis in chapter 5, a full ESL design ow is proposed
that addresses both those problems with methodologies that compare well against
the existing literature.
1.4 Research contributions
This thesis presents contributions enriching the existing literature in the three
areas of design automation outlined previously: memory partitioning, intercon-
nections design and ESL design ows. The design of memory and interconnection
subsystems are deeply related tasks and tailoring both of them to the application's
specic needs enables very high levels of scalability. Using a bottom-up approach,
the thesis rst examines those two issues and then integrates the results into a
comprehensive ESL design ow based on OpenMP.
In chapter 2, a novel memory partitioning strategy is presented that allows to
target the memory architecture to the specic application. The application mem-
ory accesses are modeled by means of mathematical tools, so as to derive a sat-
isfying partitioning solution formally. The proposed approach is based on the
Z-polyhedral mathematical framework as it recognizes in integer lattices a pow-
erful tool for partitioning the application's memory among the existing banks.
Geometrically speaking, integer lattices are a superset of hyperplanes that are the
state of the art for automatic partitioning in the context of digital synthesis. Be-
yond naturally enlarging the available solutions space, lattices are provided with a
spatial regularity that is directly reected into more compact datapaths avoiding
unpleasant steering logic to connect memory ports and processing elements. This
eect is thoroughly analyzed in chapter 3, in which we formalize, for the rst time
in the literature, the interplay between memory partitioning and area consump-
tion. The adopted benchmarks have shown that the adoption of lattices instead of
hyperplanes, can save up to nearly 50% of the area of the synthesized circuit while
achieving the same latency. Moreover, in the same chapter, we propose a technique
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to reduce the area impact of partitioning using loop unrolling, a well-known code
transformation. Recognizing loop unrolling as a way of improving the synthesis
in relation to memory partitioning has never been done before to the author's
knowledge. Experiments have shown that unrolling, in presence of a partitioned
memory, might improve the latency-area product of the synthesized circuit con-
siderably; in fact, an average improvement of roughly 3x has been observed in the
analyzed benchmarks.
As briey explained, chapters 2 and 3 present stand-alone methodologies that can
improve current HLS software, but they keep an important hypothesis: the in-
terconnection between processing elements and memory banks is always a partial
crossbar. Although this is exactly what happens in current HLS tools, the hypoth-
esis maybe unacceptable for a comprehensive ESL design ow. Sparse crossbars
are only a single point in a much wider solutions space. That is the main mo-
tivation behind chapter 4 in which we propose novel techniques for customizing
the interconnect design according to the application needs. Dependencies among
communications between processing elements and memory banks are considered
along with the degrees of freedom the application oers in terms of communica-
tion scheduling. This enables to perform the architecture design concurrently to
communication scheduling yielding ecient systems. The experimental data show
a considerable impact in terms of latency-area product and energy consumption.
In fact, according to the considered benchmarks, the approach can save up to
70% area if compared to a partial crossbar keeping the performance degradation
around 10%, whereas the energy consumption can be up to 40% less than existing
similar approaches.
Finally, in chapter 5 we put it all together. We merge the proposed techniques to-
gether into an OpenMP-based ESL design ow. The ow also embeds the support
for some OpenMP features usually dropped by existing approaches like dynamic
scheduling that is vital for heterogeneous systems where load balancing mecha-
nisms are unavoidable. Experiments have demonstrated a 3.25x speedup improve-
ment and a 4x improvement of the clock frequency against existing techniques.
In addition, the well-known EPCC benchmarks show that the overhead of our
OpenMP support is one order of magnitude less than common implementations
for desktop workstations.

Chapter 2
Automatic memory partitioning
2.1 Introduction
This chapter presents in detail one of the main contributions of the thesis, that
is a novel memory partitioning technique for high level synthesis. After having
introduced the basic theory behind the approach, which relies on integer lattices,
we formalize the partitioning problem and propose an algorithmic solution to solve
it. The advantages over previous existing techniques are clearly stated using some
concrete examples. A step-by-step case study, later in the chapter, claries the
technique thoroughly.
2.2 The opportunity of customizing the memory
architecture
During the last few years, a particularly important trend has clearly emerged in
parallel computing architectures, indicating that signicant improvements in per-
formance can only be achieved by customizing the computing platform to some
extent. In particular, heterogeneous computing refers to systems made of a variety
of dierent general- and special-purpose computational units, such as graphics pro-
cessing units (GPUs) [13], digital signal co-processors [14], and custom accelerators
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typically implemented on eld-programmable gate arrays (FPGAs) [15]. Many of
such advanced computing platforms are provided with several independent mem-
ory banks that can be accessed simultaneously by parallel computing elements
through complex interconnects. This potentially provides an opportunity for im-
proving the memory bandwidth available to the application. However, in order to
take full advantage of the memory architecture, adopting suitable memory parti-
tioning strategies based on the actual application access patterns is of paramount
importance.
One of the contributions of this thesis is to propose a methodology for automated
memory partitioning in architectures provided with multiple independent mem-
ory banks, like FPGAs. The approach encompasses both the problem of bank
mapping and the minimization of the total amount of memory required across
the partitioned banks, referred to as storage minimization here. Most of the re-
sults presented apply to ane static control parts (SCoPs), i.e., code segments
in loops where loop bounds, conditionals, and subscripts are ane functions of
the surrounding loop iterators and of constant parameters possibly unknown at
compile-time. The methodology is based on the Z-polyhedral mathematical frame-
work [16] allowing a compact and comprehensive representation of the code and
the related transformations. Furthermore, it adopts a partitioning scheme based
on integer lattices, identifying memory banks with dierent full-rank lattices which
constitute a partition of the whole memory. The methodology relies on a method
for enumerating the solution space exhaustively and evaluating each solution based
on the time overhead caused by conicting accesses. A technique for representing
the transformed program, suitable for existing tools that generate code from Z-
polyhedra, is proposed as well. For the storage minimization problem, an optimal
approach is adopted, yielding asymptotically zero memory waste or, as an alterna-
tive, an ecient approach ensuring arbitrarily small waste. The above techniques
are demonstrated through a prototype toolchain relying on a range of software li-
braries for polyhedral analysis, while the experimental data are collected through
high-level synthesis (HLS) of FPGA-based hardware accelerators. Adopting a
lattice-based approach to memory partitioning in the context of HLS, the pro-
posed technique improves on a few very recent results in the technical literature
that formalize the same problem by means of less powerful mathematical tools,
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resulting in narrower solution spaces and thus missing potential solutions. After
having explained the technique, extensive comparisons with state-of-the-art pro-
posals concerned with memory partitioning in the context of HLS are presented,
showing that lattice-based partitioning can eectively identify a superset of the
solutions spanned by existing works.
2.3 A motivational example
The motivational example proposed here is a downsizing algorithm used for image
resizing relying on bilinear interpolation [17], where the image is shrunk by a factor
of 2 in both dimensions. For the sake of simplicity, we neglect boundary conditions
and the source image is supposed to be grayscale. Each pixel in the target image
is determined by averaging a 2 2 block of the source image. The kernel consists
of a perfect loop nest and comprises only one statement. There are neither loop-
carried dependencies nor loop-independent dependencies [18]. The code is thus
fully parallel. According to the bilinear interpolation method, each instance of the
statement accesses simultaneously four locations of the source image. Figure 2.1.a
shows the kernel code while gure 2.1.b highlights the access patterns of a few it-
erations, where each dotted box corresponds to the locations accessed by the same
iteration (i.e., the same value of i and j). Clearly, if the number of memory ports
Figure 2.1: Motivation example. (a) Kernel code. (b) Lattice-based partition-
ing. Each dotted box embraces the locations accessed by a specic iteration,
i.e., a specic value of i and j, while the numbers associated to each location in-
dicate the memory bank where the location is mapped. (c) Hardware datapath
inferred from the memory partitioning solution of part (b).
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equaled the number of pixels in the source image, all read operations could virtu-
ally be performed in parallel1. In contrast, if we have limited memory banks and
the array elements are not properly mapped to the available banks, memory con-
icts may arise and the inherent parallelism is not fully exploited. A few examples
of partitioning approaches include cyclic and a block partitioning strategies [19].
Both rst linearize the array. Then, cyclic partitioning assigns a memory location
m to memory bank m mod NB, where NB is the number of banks, whereas block
partitioning maps m to memory bank bm=NBc. Assume for example we have
only four memory banks available. In fact, with neither of the two approaches,
four ports are sucient to completely avoid conicts. For instance, if we have a
480  640 image and adopt a cyclic partitioning strategy, iteration i = 0, j = 0
would simultaneously access both A[0  640 + 1] and A[1  640 + 1] in the attened
array and a conict would arise since 1 mod 4 = 641 mod 4. In essence, the tech-
nique proposed here seeks dierent approaches for partitioning the memory space
such that improved parallelism in memory accesses can be achieved. Figure 2.1.b
shows the mapping determined by the lattice-based partitioning technique, intro-
duced later. As highlighted by the gure, the memory accesses in the statement
can be completely executed in parallel. Figure 2.1.c contains the hardware data-
path implementing the example kernel based on the partitioning strategy. Access
parallelization can be achieved with the lowest overhead in terms of steering and
control circuitry. In fact, the mapping scheme follows a regular pattern and, con-
sequently, a direct connection between the memory banks and the functional units
is sucient to access the required data across all iterations.
2.4 Mathematical background and problem for-
mulation
This section briey reviews a few mathematical concepts and results that are
essential for the formulation of the lattice-based partitioning technique.
1The same would apply to write operations, although we ignore them in this example for the
sake of simplicity
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Given n linearly independent vectors ~b0 = (b0;0; : : : ; b0;m 1) ; : : : ;~bn 1 =
(bn 1;0; : : : ; bn 1;m 1) 2 Rm, a lattice L is a subset of Rm dened by
nPn 1
j=0 zj ~bjjzj 2 Z
o
.
We refer to ~b0; : : : ;~bn 1 as a basis of the lattice [20]. The rank of the lattice is
n whereas its dimensionality is m. If n = m the lattice is a full-rank lattice. In
particular, if the basis is made of integer points, the lattice is an integer lattice.
This approach will only deal with integer lattices.
A basis can be also regarded as an m  n matrix B = fbijg having the vectors
~bj as columns. We will say that B spans a lattice by using the notation L (B).
Two dierent bases B = fbijg, C = fcijg span the same lattice L if and only if
there exists a unimodular matrix U (i.e., a square matrix with integer entries and
determinant equal to 1) such that B = C U.
Given a basisB, a fundamental parallelepiped associated withB is a set of points in
Rm dened by FP (B) =
nPn 1
j=0 rj
~bj : 0  rj < 1
o
. The set FP (B) is clearly half-
open and the points in its translates FP (B)+~t, with ~t 2 L(B), form a partition of
Rn. The determinant of a lattice, denoted det (L(B)), is the n-dimensional volume
of its fundamental parallelepiped and may be regarded as the number of integer
points contained in it. For a full-rank lattice, det (L (B)) = j det (B) j.
An integer ane lattice Lt is obtained by translating an integer lattice L (B) by
a constant oset ~t = (t0; : : : ; tm 1) 2 Zm, i.e. Lt =

B  ~z + ~tj~z 2 Zn	.
An integer polyhedron P is a subset of vectors in Zm satisfying a nite number of
ane (in)equalities with integer coecients: P =
n
~z 2 ZmjQ  ~z + ~q  ~0
o
, where
matrix Q and vector ~q specify the (in)equalities. An integer polytope is a bounded
integer polyhedron.
By combining multiple ane constraints on integer variables, either equalities or
inequalities, by means of logical operators (:, ^, and _) and quantiers (8 and 9),
we can specify special sets known as Presburger sets, which are particularly relevant
to this context. Consider an integer polyhedron, P =
n
~z 2 ZmjQ  ~z + ~q  ~0
o
,
and an ane function F (~z) = F  ~z + ~f , where F is an nm matrix. The image
of P under F is in the form F (P ) =
n
F  ~z + ~f jQ  ~z + ~q  ~0; ~z 2 Zm
o
. These
structures are linearly bound lattices (LBLs) [21] and can in fact be expressed as
Presburger sets.
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A Z-polyhedron Z is the intersection of a polyhedron P c =
n
~z 2 ZmjQ  ~z + ~q  ~0
o
and an integer full dimensional lattice L = fB  ~z; ~z 2 Zmg: Z = L \ P c. A Z-
polyhedron can in fact be regarded as an ane image of an integer polyhedron.
The hypotheses on the ane function ensure the compliance with LeVerge's condi-
tions [22] for an LBL to be a Z-polyhedron. This representation has been showed
to be complete by [23]. We will rely on a number of previous results concerning
Z-polyhedra [16]:
 The intersection of two Z-polyhedra is still a Z-polyhedron;
 The union of Z-polyhedra, called a Z-Domain, is not a Z-polyhedron in
general;
 The dierence between two Z-polyhedra is a Z-Domain;
 The preimage of a Z-polyhedron by an ane invertible function is a Z-
polyhedron;
 The image of a Z-polyhedron by an arbitrary ane function is an LBL;
 An LBL, and hence a Presburger set, can be expressed as a union of Z-
polyhedra [16]. A solution for deriving such union from a generic LBL is
given in [24].
Figure 2.2: (a) A simple example of a parallel loop. (b) The schedule function
of the statement in the loop body. (c) A representation of the memory space.
The (i; j) pairs corresponding to the iteration domain of the loop are emphasized
by the gray backgroud. The blue rectangles represent parallel sets of iterations.
(d) The red parallelograms represent the memory locations (data sets) accessed
by the parallel iterations in part (c).
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Z-polyhedra can be used to represent execution information of program loop nests,
particularly the so-called ane Static Control Parts (SCoPs), having compile-
time predictable control ow as well as loop bounds, subscripts, and conditionals
expressed as ane functions of the loop iterators, which is common in a wide
range of HPC and scientic program kernels, such as image processing and linear
algebra operations. Representing SCoP code by means of parametric polyhedra
enables a precise and instance-wise representation of the execution information,
unlike abstract syntax trees (ASTs) normally used by compilers, as well as the
composition of well-known loop transformations in a single step [25]. In fact, some
compilers currently embody tools for code manipulation based on the polyhedral
abstraction, i.e., GCC Graphite, LLVM Polly, RStream [26]. Following are a few
mathematical concepts linking the Z-polyhedral model with the representation of
SCoP code.
The iteration vector ~v of a given loop nest is a vector having as elements the indices
of the surrounding loops along with the parameters and the constant term. As an
example, the iteration vector for the loop nest in gure 2.2.a is (i; j; N; 1)2. While
the iteration vector represents an execution instance of the loop nest, the iteration
domain DS of a statement S in a loop nest is the set of values ~v satisfying the loop-
bound constraints. Because an iteration domain is delimited by ane loop-bound
constraints, it can be expressed as DS =
n
~v : DS  ~v  ~0
o
for a suitable matrix
DS. Hence, it turns out to be a (parametric) integer polytope, or a Z-polytope in
case of non-unit strides.
Each reference to an array A in the loop nest is characterized by a memory access
function F (~v) : Zn  ! Zd, where d is the dimensionality of array A in memory.
The access function F associates each value of the iteration vector ~v with a unique
cell of array A. Since the subscripts in SCoP code are ane functions, F can
always be expressed as F = F  ~v, where F is a d  j~vj matrix. As an example,
the rst reference to array A in gure 2.2.a has the access function F (~v) = F ~v =
(i  1; j   1). The set of integer points (memory locations) accessed by a certain
reference in a statement S can be regarded as the image of the Z-Polytope DS, i.e.,
the iteration domain, by the ane access function F of that memory reference.
2The notation (i; j; : : :) will always denote a column vector.
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The result is in general an LBL, hence a union of Z-polyhedra, since we cannot
guarantee the invertibility of F .
Although not relevant to this context, polyhedra are also essential for representing
data dependencies between statements. In particular, given two statements Si and
Sj and their iteration vectors ~v and ~w, respectively, we can build a dependence
polyhedron, having a dimensionality equal to j~vj + j~wj, that includes all pairs of
instances h~v; ~wi such that ~v 2 DSi , ~w 2 DSj , and ~w has a dependency on ~v.
Each instance ~v of a statement S in a loop nest can be associated to a point in
time based on a schedule function S(~v), which in fact establishes an ordering of
the instances of S, possibly based on a parallelizing transformation. The schedule
function has the form S(~v) =  ~v, where  is an nj~vj matrix. The parallelism
in the code can be exposed by transforming the iteration domain and making the
schedule matrix  have a zero-column corresponding to each parallel for loop. In
gure 2.2.b the schedule has four columns: two for the loop iterators i and j, one
for parameter N , and one for the constant term. In this particular example, the
outer loop was kept serial, while the inner loop was parallelized. Consequently,
the schedule is one-dimensional, i.e., the matrix has one row. The parallelism can
be easily recognized by the fact that the schedule has a zero term in the position
corresponding to the parallel loop iterator: all instances with the same value of i
can be executed in parallel independent of the value taken by j.
To model data-level parallelism, we rely on the concept of parametric polyhedral
slice, dened for each statement S as follows:
PS

~k

=
8>><>>:~v :
0BB@
DS 0
     
S  I
1CCA
 
~v
~k
! 
  
=
~0
9>>=>>;
The horizontal line in the above notation separates the inequality constraints, here
DS ~v  ~0, from the equality constraints, here~v = ~k. The slice PS

~k

identies
all iteration instances in DS that correspond to the same schedule value ~k. Notice
that, being an intersection of Z-polyhedra, PS

~k

is still a Z-polyhedron. Each
component kh of the parameter vector ~k varies within the projection of the domain
DS on the corresponding serial dimension. In the example of gure 2.2, the set
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of parallel instances are the points along the planes having i as a constant value.
Two of these sets are represented by the blue rectangles in gure 2.2.c. Vector
~k has only one component because we have only one outer sequential dimension
corresponding to the i iterator.
Given an array A and a statement S containing a number of memory references,
each with ane access function Fh, call M(~v) the set of memory cells of array A
accessed by the statement instance ~v. Clearly, M(~v) =
S
h Fh (~v). The denition
can be obviously extended to sets of instances. In particular, M

PS

~k

=S
h ImageFh

PS

~k

is the set of the memory cells referenced by the parallel
iterations in the parametric slice PS

~k

. We call M

PS

~k

a data set. For a
certain statement S, the data set is a function of the parameter ~k and includes
all memory locations that can be potentially accessed simultaneously according to
the given schedule. Notice that, although PS

~k

is a Z-polyhedron, M

PS

~k

is not necessarily a Z-polyhedron for two dierent reasons. First, the union of a
nite number of Z-polyhedra is not generally a Z-polyhedron. Second, the image
of a Z-polyhedron is not necessarily a Z-polyhedron, since the access functions may
be non-invertible. In general,M

PS

~k

is an LBL, which is formally equivalent
to a union of Z-polyhedra, as remarked above. Figure 2.2.d depicts two data sets,
represented by two red parallelograms, corresponding to the parametric slices i = 1
and i = 2, shown in gure 2.2.c.
The presence of multiple statements aects the calculation of the data sets. In
particular, some of the statements may have the same schedule function and,
hence, be run in parallel. The above formulation could be extended by dening
multiple data sets, each being the union of the data sets of single statements,
having the same schedule. For the sake of simplicity, however, in the following we
will refer to the case of a single statement.
The parallel data sets dened above can be expressed as nite unions of Z-
polyhedra, allowing a closed formulation of the memory partitioning problem.
Furthermore, they can be easily manipulated by existing polyhedral tools, such
as [27], [24] and [28].
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2.4.1 Problem formulation
Although all the statement instances in a parametric slice PS

~k

are scheduled
in parallel, they normally access the same data structure in memory. Accesses
that conict on the same memory port may cause parallel instances to be serial-
ized, introducing a considerable performance bottleneck. Ideally, if the memory
locations accessed by the iterations within the same parametric slice (described
by the M

PS

~k

set) are mapped to independent physical banks, then full
parallelization can be achieved.
Consider again gure 2.2. Each point, i.e., each memory location of array A, is
labelled with the identier of the bank where the location is mapped. For instance,
A[3][1] is mapped to memory bank 4. As shown in the gure, six dierent banks
are used and the mapping is such that there never are two equal labels in each red
parallelogram of gure 2.2.d, i.e., full access parallelization is achieved.
To generalize the above reasoning, we introduce the concept of conict count,
denoted MC

~k

, identifying the maximum number of distinct memory locations
inM

PS

~k

mapped to the same bank, as a function of ~k. In essence, MC

~k

represents the number of serialized distinct memory accesses in slice PS

~k

, which
is indicative of the time spent for handling memory references. Notice also that the
denition ofMC

~k

only refers to distinct memory accesses. In fact, concurrently
scheduled accesses might also include multiple references to the same location,
possibly due to more than one parallel statement being executed. Notice that, since
we assume that the code is correctly parallelized, concurrent conicting accesses
cannot include more than one write operation, while the semantic of concurrent
write and read operations assumes that the read access gets the old value held
by the accessed location, which is consistent with the physical meaning of the
concurrent accesses (e.g., in an FPGA memory bank). On the other hand, multiple
read operations are simply handled by broadcasting the value to the dierent
operators requesting it (e.g., FPGA-implemented processing blocks).
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Based on the denition of conict count, we can introduce a cost function, simply
dened as the summation of values MC

~k

across all the values of ~k:
Ctime =
X
~k
MC

~k

(2.1)
The above function is representative of the overall time cost incurred for memory
operations across the execution of the entire kernel. As we will show in the follow-
ing section, it can be expressed in a closed mathematical form with lattice-based
memory partitioning. In particular, the Z-polyhedral theory provides useful re-
sults for counting the points in unions of parametric Z-polyhedra. Based on such
results, the conict count turns out to be a piecewise quasi-polynomial function of
the parameter ~k [24]. In case of multiple statements, as explained above, the data
set is indeed a list of sets, each parameterized in ~k. In this case, the cost functions
Ctime can still be calculated for every data set separately and then summed over
all the sets of the list in order to evaluate the overall cost, since any two accesses
of two dierent data sets are executed sequentially.
For a given number of physical memory banksNB, each of size SIZEi, the memory
partitioning problem can be formulated as follows. A memory partition of an
array A is a pair of scalar integer functions g (~m) ; f (~m). Vector ~m has as many
components as the dimensionality of A. It represents a memory location and varies
in the integer parallelepiped dened by A. Function g (~m) identies the bank to
which ~m is mapped, while f (~m) is the (linear) address in that bank. Clearly, we
must have 0  f (~m) < SIZEg(~m), while the total amount of memory taken by
the arrays across the physical banks is
Csize =
X
0i<NB
max
g(~m)=i
ff (~m)g (2.2)
The memory partitioning problem can be decomposed into
 a bank mapping problem which consists in nding a suitable function g (~m)
that assigns all used locations to existing banks (i.e., 0  g (~m) < NB) and
minimizes Ctime;
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 a storage minimization problem which consists in nding a suitable func-
tion f (~m) that avoids colliding assignments to the same bank (i.e., 8~m 6=
~n; g (~m) = g (~n) =) f (~m) 6= f (~n)) and minimizes the total amount of
memory Csize.
In the ideal case, Csize coincides with the number of locations in array A, essen-
tially meaning that the partitioned arrays are perfectly exploited with no holes in
memory allocation.
The two problems above are tackled separately by two sequential steps. Since we
aim to maximize parallelism, we determine the bank mapping as a rst step by
using the proposed lattice-based partitioning technique. Then, the other problem
is solved by an optimal storage minimization approach described later.
2.5 Lattice-based memory partitioning
The approach presented here aims to automatically dene ecient partitioning
choices minimizing structural conicts on the memory ports. The proposed method-
ology assumes that the code is already parallelized by properly rearranging the
loops [29{31], which corresponds to having zero columns in the schedule ma-
trix, through a preliminary code transformation step based on existing polyhedral
tools [24, 27, 28]
In essence, the lattice-based memory partitioning proposed technique
 regards a d-dimensional memory array as a polyhedron, precisely a hyper-
rectangle;
 partitions the hyper-rectangle into separate sets. The sets are Z-polyhedra
delimited by the same polyhedron, i.e. the memory array, but having dif-
ferent underlying ane lattices, obtained as translates [32] of a particular
lattice chosen by the methodology so as to minimize the conict count;
 generates the new polyhedral representation of the code featuring optimized
memory accesses.
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As an example, in gure 2.2 each set of locations assigned to the same bank forms
an integer lattice. Each lattice can be thought of as a translate of the lattice
marked with 0, that we denote L0. Mathematically, L0 is a full-rank bidimensional
lattice spanned by the basis B0 =
 
3 0
0 2
!
. The remaining lattices are ane
lattices. For instance, the set of integer points L1 can be obtained by translating L0
by one position along the j dimension: L1 = L0+(1; 0). Similarly, L3 = L0+(0; 1).
In general, we dene the lattice containing the origin the fundamental lattice. As
implied by the results summarized in section 2.4, it forms a partition of Zd along
with its translates. The number of distinct translates, including the fundamental
lattice itself, is equal to the determinant of the lattice [32]. Since lattice-based
partitioning maps each memory bank to a dierent translate, the determinant of
the fundamental lattice must be equal to the number of actually used banks to fully
cover the d-dimensional memory. This establishes a fundamental link between a
physical characteristic, the number of memory banks, and the main mathematical
object handled by this technique, the lattices. The problem of bank mapping, i.e.,
determining the g (~m) function dened above, directly corresponds to nding the
best fundamental lattice.
2.5.1 Generation of the solution space
As implied by the previous remark, the total number of available memory banks
NB is an upper bound to the determinant of the fundamental lattice to choose.
We carry out an exhaustive search of all candidate lattices based on the ideas
presented in [33], considering all lattices having a determinant less than or equal
to NB. Among the solutions reaching the minimum conict count, we then choose
the one requiring the least number of banks, i.e. the least determinant. Two
solutions ensuring the minimum conict count and the same number of banks are
deemed equivalent, although they may have dierent second-order implications on
the implementation costs. In chapter 3, we will look at those implications.
Since d-dimensional lattices are spanned by full-rank dd matrices, we can equiv-
alently generate all matrices corresponding to distinct lattices. In that respect,
given a matrix B of rank d in Zdd, there exists a unique lower triangular matrix
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H = fhijg and a unimodular matrix U such that H = B U and 0  hij < hii
for all j < i. The matrix H is called the Hermite Normal Form (HNF) of B [34].
Consequently, we can generate all integer lattices of a given determinant  by enu-
merating all distinct lower triangular matrices H = fhijg such that det (H) = 
and 0  hij < hii. For a given rank d and determinant , the number of such
matrices, denoted Hd(), is equal to
Qd 1
j=1 (p
k+j   1)=(pj   1), when  = pk for a
prime p, while Hd() = Hd(p)Hd(q), if  = p  q, where p and q are relatively prime
numbers [35]. For a maximum number of banks NB, thus, the search space con-
tains
PNB
i=2 Hd(i) solutions. As an example, the fundamental lattice of gure 2.2
is one of 32 potential solutions, since we have a 2-dimensional array and 6 banks.
In case we had 8, 12, 16, 24, or 32 banks, the number of candidates would become
55, 116, 209, 480, 846, respectively.
2.5.2 Evaluation of the solutions
Lattice-based partitioning enables the conict count MC

~k

to be expressed in
a closed mathematical form. Call Lt, the tth translate of a given fundamental
lattice L, with 0  t < det (L). Then, we simply have
MC

~k

= max
t
Lt \M PS ~k
The intersection picks the points of the data set M that belongs to translate Lt.
For each value of ~k, the lattice incurring the maximum conict count determines
the worst-case serialization in the memory accesses. The set Lt \M

PS

~k

is
a union of parametric Z-polyhedra. We rst use the technique proposed in [24] to
count the integer points in the set as a function of ~k, obtaining dierent expressions
for determined intervals of ~k. Then, by summing such expressions together, we
obtain the overall value of the cost function Ctime =
P
~kMC

~k

. As an example,
in gure 2.2 we have
Lt \M PS ~k = 1 for each of the six translates t, and
hence Ctime = N   1.
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2.5.3 Enumeration of the translates
The evaluation of the solutions requires the exhaustive enumeration of the trans-
lates of a given fundamental lattice. To this aim, we rely on the following property,
which can be easily proven.
Property 1. Let H = fhijg be the HNF basis of a lattice L and ~m be one of its
points. Then, there does not exist any point ~n 6= ~m such that 8i 0  ni  mi <
hii ^ ~n 2 L.
The property implies that if we take a point in L, we cannot nd any dierent
point of L in the parallelepiped having ~m as the lower corner and the diagonal
elements hii as heights. In fact, notice that the parallelepiped has a volume equal to
the determinant of L because H is in HNF. As a direct consequence, considering
~m = ~0, if we take all the elements in the parallelepiped having the diagonal
elements hii as heights, we pick exactly j det(H)j points that belong to dierent
translates. Since there are exactly j det(H)j translates, those points cover all the
possible translation vectors. As an example, the HNF of the fundamental lattice
L0 in gure 2.2 is
 
3 0
0 2
!
, so the remaining ve translates are given by L0 + ~t,
with ~t = (1; 0), (2; 0), (0; 1), (1; 1), (2; 1).
2.5.4 Generation of the new polyhedral representation
After picking the best partitioning solution, a new version of the code must be
generated so as to capture the allocation to memory banks. A possibility is to
use an additional dimension in the partitioned array and then apply block or
cyclic mapping. Notice however that we are mainly interested in the synthesis of
hardware accelerators from high-level C code. While existing high-level synthesis
tools [36] allow block or cyclic partitioning along a given dimension, they look
at statements, not instances of statements. In other words, they parallelize two
memory accesses, say M1 and M2, only if it can be proved that all the instances
of M1 and M2 in the iteration domain of the loop nest access dierent banks.
To address this problem, we decided to explicitly partition the array in the code
by declaring multiple distinct arrays. Consider the example in gure 2.2. The
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statement in the loop body contains two memory references, or accesses, i.e.,
A[i][j] and A[i  1][j   1]. Dierent values of the iterators (j; i) lead to a dierent
bank accessed for each of the two references. For example, instance (1; 1) accesses
banks 4 and 0, while instance (2; 1) accesses 5 and 1. Indeed, since the dataset has
a constant shape and the banks in the example are periodic with period 3 along
the j dimension and 2 along the i dimension, there are exactly 6 dierent cases,
i.e., the number of banks NB, each corresponding to a dierent statement body:
Y[i][j] = A0[i-1][j-1] + A4[i][j]; when (j mod 3; i mod 2) = (1; 1)
Y[i][j] = A1[i-1][j-1] + A5[i][j]; when (j mod 3; i mod 2) = (2; 1)
Y[i][j] = A2[i-1][j-1] + A3[i][j]; when (j mod 3; i mod 2) = (0; 1)
Y[i][j] = A3[i-1][j-1] + A1[i][j]; when (j mod 3; i mod 2) = (1; 0)
Y[i][j] = A4[i-1][j-1] + A2[i][j]; when (j mod 3; i mod 2) = (2; 0)
Y[i][j] = A5[i-1][j-1] + A0[i][j]; when (j mod 3; i mod 2) = (0; 0)
In general, depending on the structure of the dataset, there may be up to NBh
dierent combinations of bank accesses, where h is the number of memory refer-
ences in the statement. The essential idea in the approach is to generate a dierent
statement for each combination of bank accesses, e.g. six statements in the above
example. In order to describe the new statements in terms of polyhedral represen-
tation, we start from the original iteration domain DS and generate NB smaller
integer sets, each corresponding to a dierent statement body, covering a specic
combination of bank accesses. To express this mathematically, further constraints
must be added to the algebraic form describing the original polyhedron. Call r the
number of distinct memory references in the statement and let d be the dimen-
sionality of the array, e.g., d = 2 for bidimensional arrays. For each combination
p of bank accesses, the iteration domain of the corresponding statement can be
expressed as follows:
DSp = ~v : 9 (~y0 : : : ~yr 1) 2 Zrd :
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0BBBBBBBBBB@
DS 0 0 : : : 0
           
F0  B 0 : : : 0
F1 0  B : : : 0
: : : : : : : : : : : :
Fr 1 0 0 : : :  B
1CCCCCCCCCCA
0BBBBBBB@
~v
  
~y0
: : :
~yr 1
1CCCCCCCA

  
=
0BBBBBBB@
~0
  
~T p0
: : :
~T pr 1
1CCCCCCCA
The matrix has as many columns as the original polyhedron matrix DS plus the
number of accesses r times the lattice rank d. B is the d  d basis of the chosen
fundamental lattice. Fi are the d j~vj access matrices in the original code. The r
vectors ~yi contains each d integer parameters. ~T
p
i is a d-element vector denoting
the translate, i.e., the bank, where the ith access is mapped in combination p. The
set of vectors ~T pi identies one of the possible combinations of bank accesses. Each
line in the bottom part of the above matrix multiplication results in a constraint
looking like Fi ~v B ~yi = ~T pi . For instance, concerning the example in gure 2.2,
the constraint 9 (y1; y2) 2 Z2 : (j; i) 
 
3 0
0 2
!
(y1; y2) = (1; 0) for access A[i][j]
picks the iterations (j; i) that access locations belonging to translate (1; 0) of the
fundamental lattice
 
3 0
0 2
!
. Notice that ~T pi cannot be made parameters since
we need to pass separate algebraic structures to the code generator, one for each
version of the statement. The above structures can be handled by existing tools,
e.g., ISL, CLoog, for code generation from the polyhedral model which can identify
and eciently prune out empty polyhedra. Notice also that, due to the potentially
non-invertible nature of the ane access functions, the sets DSp can be unions of
Z-polyhedra rather than single Z-polyhedra. However, in case the access functions
are invertible, DSp can be proved to be a single Z-polyhedron, delimited by the
same polyhedron as DS, yielding a representation that can be manipulated even
easier.
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2.5.5 Storage minimization
The problem of storage minimization, i.e., the denition of the f (~m) function,
consists in assigning a new address within the new bank to each original mem-
ory location ~m. This corresponds to determining new access functions for each
memory reference such that the proper location is accessed in each iteration. Call
F (~v) the access function corresponding to the iteration vector ~v for a certain ref-
erence and let ~m = (m0; : : : ;md 1) be the accessed location, i.e., ~m = F (~v). Let
~m0 =
 
m00; : : : ;m
0
d 1

= F 0 (~v) be the new access function. Lattice-based par-
titioning allows a straightforward solution to the storage minimization problem.
In fact, because of the cyclic repetitions along the axes of the memory space,
which occurs for any lattice chosen, the address in each bank can simply be ob-
tained by scaling the original addresses. Precisely, given H = fhijg, the HNF
basis of the fundamental lattice, the new address ~m0 can simply be obtained as
~m0 =
j
m0
h00
k
; : : : ;
j
md 1
hd 1 d 1
k
. In other words, the new access can be written as
~m0 = bS  F  ~vc, where
S =
0BBBB@
1
h00
0 0 : : : 0
0 1
h11
0 : : : 0
: : : : : : : : : : : : : : :
0 0 0 : : : 1
hd 1 d 1
1CCCCA
The scalar function f (~m) is then given by the linearized address of ~m0 in bank
g (~m). It can be easily shown that the above solution is consistent and asymptoti-
cally optimum. In fact, by Property 1, if ~m and ~n are two distinct locations belong-
ing to the same lattice, then there must be at least one i such that jmi nij  hii.
Consequently, they are certainly mapped to dierent locations in the same bank,
since
jmihiik  j nihiik  1. Furthermore, calling Di the size of the original array
along dimension i, the size of each scaled array along the same dimension is no
larger than
l
Di
hii
m
. In other words, each array will require no more than
Q
i
l
Di
hii
m
locations. Since the number of banks is NB =
Q
i hii, then the total number
of locations across all banks, i.e., the Csize cost function dened earlier, is upper
bounded by
Q
i
l
Di
hii
m
 hii =
Q
i

Di
hii
+ i

 hii =
Q
i (Di + ihii), with i < 1. Un-
der the assumption that hii = o(Dj) 8i; j, the above upper bound to Csize can be
written as
Q
iDi+ o (
Q
iDi) = D+ o(D), where D =
Q
iDi is the total amount of
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memory taken by the original array. In other words, Csize is asymptotically equal
to the original amount of memory, i.e., the banks are densely populated with a
number of holes becoming negligible as the size of the array is increased.
The above optimal solution involves a zero amount of asymptotic memory waste.
Unfortunately, however, it requires an integer division by hii for each component
in ~m before starting a memory access. In case that hii is a power of 2, which
indeed is likely to happen in practice, division simply coincides with a right-shift.
For the cases where hii is not a power of 2, on the other hand, we propose an
ecient solution which involves an arbitrarily small amount of asymptotic waste
along each dimension of the memory. In essence, the solution is based on the idea
of replacing the integer division by hii with a more ecient multiplication by an
integer constant a, followed by a right-shift by b bits. In the following, we will
refer to a single component mi for the sake of simplicity. In essence, we replace
m0i =
j
mi
hii
k
with m0i =

mia
2b

, with 2
b
a
 hii. The maximum value taken by the
m0i will thus increase from
j
Di 1
hii
k
to
j
(Di 1)a
2b
k
, stretching the memory used by
around hiia
2b
along dimension i. We show that, in principle, it is possible to choose
a and b such that any arbitrarily small amount of waste can be obtained. Call !
the fraction of memory waste to obtain (e.g., ! = 0:1 indicates a memory waste
of 10% along dimension i). Take b > log2
hii
!
and a =
l
2b
hii
m
. First of all, based
on this choice we have that a
2b
 1
hii
, still ensuring that
mia
2b
  nia
2b
  1 if
jmi nij  hii. Furthermore, the stretching factor is hiia2b =
hii
l
2b
hii
m
2b
=
hii

2b
hii
+

2b
=
1 + hii
2b
, with  < 1. The percentage waste, represented by the term hii
2b
, is by
construction less than !, as required, because b > log2
hii
!
.
Depending on the values of hii and the actual cost of an integer division, one of the
two solutions above can be adopted to eectively address the problem of storage
minimization, As an example, assume that we have hii = 3 for dimension i, as in
the example of gure 2.2, and that we require a percentage waste upperbounded by
10%. We can choose b > log2
hii
!
= log2 30, e.g., b = 5, and a =
l
2b
hii
m
=

32
3

= 11.
Then, in the transformed code, each array subscript corresponding to dimension i,
expressed as Fi ~v (where Fi is the ith row of the access matrix F) will be replaced
with (11  Fi  ~v) >> 5.
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Figure 2.3: Prototype toolchain implementing lattice-based partitioning.
2.6 A detailed case study
To demonstrate the lattice-based partitioning technique, we built a prototype
toolchain, depicted in gure 2.3. The implementation is based on a variety of open-
source tools for polyhedral analysis. The input is rst analyzed by Clan3, used to
extract a polyhedral representation. Then, it is scheduled in order to extract as
much internal parallelism as possible. This step is optional since the mathemat-
ical framework does not deal with parallelism extraction but assumes an already
scheduled loop nest. Subsequently, the representation is manipulated by ad-hoc
tools applying the proposed methodology. The process relies on the OpenScop4
format to represent the information on the code being transformed, PolyLib [27]
to manipulate polyhedra, and ZPolyTrans [24] to handle images of Z-polyhedra
by non-invertible functions and parametric counting of points in unions of Z-
polyhedra. There are other tools that could serve the purpose, particularly [28],
while ISL supports relations and hence Z-polyhedra, but it does not provide spe-
cialized algorithms [37]. Last, after manipulation, C code is regenerated using
CLooG [38].
Based on the above toolchain, this section provides a step-by-step illustration of the
lattice-based partitioning technique to a real-world application, a bidimensional
window ltering kernel, where a waveform/sequence is multiplied by a window
function [39]. Applications of window functions include spectral analysis, lter
design, and beamforming. More specically, in this section we target bidimensional
signals expressed as arrays (e.g., images) and 33 window functions expressed as 9
separate coecients. Figure 2.4.a shows the bidimensional lter kernel consisting
3http://icps.u-strasbg.fr/bastoul/development/clan/index.html
4http://icps.u-strasbg.fr/bastoul/development/openscop/
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Figure 2.4: 2D Windowing kernel. (a) Original version. (b) 2x Stripmined
and parallelized version.
of a perfect nest made of three loops. The inner loops iterate over space whereas
the outer loop iterates over time since the lter may be applied several times to
the same signal in order to amplify the eect or use dierent coecients.
Some parallelism has been extracted by stripmining the innermost loop by a factor
SF . Figure 2.4.b shows the stripmined and parallelized code. While we can set
SF to any value less than N   1, for the sake of simplicity we use here SF = 2.
The constant N is assumed to be even. All loops in the code are normalized, i.e.,
their iterators start from 0 and have unit stride. The innermost for construct is
marked as parallel. In fact, it is evident that it can be parallelized since there are
no true dependencies carried by the three innermost loops.
In the example, the memory architecture is assumed to provide up to 6 independent
memory banks. We apply the lattice-based partitioning technique to the input
array A; a similar procedure may be applied to the output array Y .
2.6.1 Polyhedral model of the kernel
The kernel contains four loops, hence the iteration vector ~v is ~v = (t; i; j; p; T;N; 1),
N and T being two constant parameters. The normalized iteration domain of
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statement S is the following integer polyhedron:
DS =
n
~v : DS  ~v  ~0
o
; DS =
0BBBBBBBBBBBBBBB@
1 0 0 0 0 0 0
 1 0 0 0 1 0  1
0 1 0 0 0 0 0
0  1 0 0 0 1  3
0 0 1 0 0 0 0
0 0  2 0 0 1  4
0 0 0 1 0 0 0
0 0 0  1 0 0 1
1CCCCCCCCCCCCCCCA
A three-dimensional schedule can be derived for statement S directly from the
code in gure 2.4.b:
s(~v) = S  ~v =
0BB@
1 0 0 0 0 0 0
0 1 0 0 0 0 0
0 0 1 0 0 0 0
1CCA  ~v
The fourth column, corresponding to p, contains all zero elements, meaning that
the loop iterations are scheduled concurrently.
2.6.2 Modeling data parallelism
The rst step of the methodology consists in modelling the parallelism of the
memory accesses. First, we need to build the parallel parametric slice PS

~k

. In
this example, ~k is ~k = (k1; k2; k3) because we have three serial loops. Parameters
kh directly corresponds to the iterators of the three outermost loops, i.e., t, i,
and j, and vary within the same intervals. The parametric slice PS

~k

is the
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polyhedron of iterations ~v satisfying:0BBBBBBBBBBBBBBBBBBBBBBBBBB@
1 0 0 0 0 0 0 0 0 0
 1 0 0 0 1 0  1 0 0 0
0 1 0 0 0 0 0 0 0 0
0  1 0 0 0 1  3 0 0 0
0 0 1 0 0 0 0 0 0 0
0 0  2 0 0 1  4 0 0 0
0 0 0 1 0 0 0 0 0 0
0 0 0  1 0 0 1 0 0 0
                   
1 0 0 0 0 0 0  1 0 0
0 1 0 0 0 0 0 0  1 0
0 0 1 0 0 0 0 0 0  1
1CCCCCCCCCCCCCCCCCCCCCCCCCCA
0BBBBBBBBBBBBBBBBBBBBB@
t
i
j
p
T
N
1
k1
k2
k3
1CCCCCCCCCCCCCCCCCCCCCA

 
=
~0
For each value of the parameter ~k = (k1; k2; k3), the slice turns out to contain two
iterations, those corresponding to p = 0 and p = 1.
The statement in the kernel of gure 2.4.b contains 9 bidimensional ane accesses
to array A, each having its own access function. As an example, A[i + 1][2j + p]
has F (~v) =
 
0 1 0 0 0 0 1
0 0 2 1 0 0 0
!
 ~v as its access function. The next step
thus concerns the identication of the data sets determined by these accesses,
i.e., the set M

PS

~k

containing the memory locations accessed in parallel by
concurrent iterations. As explained earlier, the data sets are the union of the
images of PS

~k

by the ane access functions. Each image represents a set of
locations accessed in parallel by a specic memory reference in the statement. In
this case, although the memory access functions are non-invertible, the images
are still Z-polyhedra (here indeed they are simply polyhedra). Furthermore, their
unions also turn out to be polyhedra. Figure 2.5 depicts a few examples of images
and data sets for a couple of values of the parameter ~k = (k1; k2; k3). Although
the data sets are a function of ~k and their cardinality may in general vary, here all
data sets always contain 12 memory points. In this example they can be formally
expressed as follows:
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Figure 2.5: Example of data sets for the example kernel. For data set
M (PS (t; 0; 0)) the gure also shows the images of the slice PS by two single
access functions. Overall, each data set is formed by nine such images.
M

PS

~k

=
8>>>>>>>>><>>>>>>>>>:
(j; i) 2 Z2 :
0BBBB@
1 0 0  1 0 0
 1 0 0 1 0 2
0 1 0 0  2 0
0  1 0 0 2 3
1CCCCA
0BBBBBBBBB@
i
j
k1
k2
k3
1
1CCCCCCCCCA
 ~0
9>>>>>>>>>=>>>>>>>>>;
2.6.3 Generation of the solution space
Since there are 6 memory banks available, the methodology looks for the best
bidimensional lattice-based partitioning solution having determinant less than or
equal to 6. Indeed, since each data set contains 12 distinct accesses, the best we
can do is to have two accesses per memory bank in each data set, which is only
possible with 6 banks. As a consequence, in this example we will only discuss
the case det (L) = 6. As explained in section 2.5.1, enumerating all distinct
bidimensional lattices is equivalent to generating all possible 2  2 matrices in
HNF with a determinant equal to 6. Relying on the quantitative formula given
in section 2.5.1, we know that there are H2(6) = H2(3)H2(2) = 3  4 = 12 such
matrices. Below we list all of them:
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B1 =
 
6 0
0 1
!
; B2 =
 
1 0
0 6
!
; B3 =
 
1 0
1 6
!
; B4 =
 
1 0
2 6
!
;
B5 =
 
1 0
3 6
!
; B6 =
 
1 0
4 6
!
; B7 =
 
1 0
5 6
!
; B8 =
 
2 0
0 3
!
;
B9 =
 
2 0
1 3
!
; B10 =
 
2 0
2 3
!
; B11 =
 
3 0
0 2
!
; B12 =
 
3 0
1 2
!
:
Each enumerated solution is representative of an innite number of bases all equal
up to a unimodular transformation. Figure 2.6 shows the lattices corresponding
to B8 and B3. Once the solution space is generated, we need to evaluate each
potential solution to identify the best fundamental lattice.
2.6.4 Enumeration of the translates
To proceed, we rst need to enumerate the translates of each lattice previously
identied. Take B8 =
 
2 0
0 3
!
as an example. As pointed out in section 2.5.3, we
need to enumerate all the points in the parallelepiped identied by the diagonal
of B8, here a 2 3 rectangle, with the lower corner in the origin. The points are:
t0 = (0; 0); t1 = (1; 0); t2 = (0; 1); t3 = (1; 1); t4 = (0; 2); t5 = (1; 2):
These vectors correspond to the six translates of the fundamental lattice needed
to cover Z2. By construction, their number is equal to the number of memory
banks.
2.6.5 Evaluation of the solution space
To evaluate a solution, we compute the maximum number of conicting accesses
(i.e., accesses to the same memory bank) within all parallel data sets (see sec-
tion 2.5.2). For each parallel data set, the conicts for a given translate Lt are
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Figure 2.6: Two dierent mapping solutions corresponding to the fundamental
lattices L (B8) and L (B3). For each of the two solutions, the gure highlights
one of the translates causing the highest conict count.
given by the intersection of the ane lattice Lt itself and the polyhedron de-
scribing the data set. The number of integer points, what we called MC

~k

,
contained in such Z-polyhedron represents, parametrically, the number of conicts
corresponding to a particular translate Lt for a certain solution L. Figure 2.6
also shows graphically MC

~k

for ~k = (t; 0; 0) and the translates corresponding
to the vectors (0; 0) and (1; 0) for L (B8) and L (B3), respectively. The number
of points in the rst Z-polyhedron is 2 whereas we count 3 points in the second
Z-polyhedron, resulting in worse performance. In both cases, they are indepen-
dent of ~k. Following are the overall memory access times, computed by taking
into account the worst-case conicts within the data sets (which are necessarily
serialized in time).
Ctime(B1) = (N   2)  (N   2)  T  3 Ctime(B2) = (N   2)  (N   2)  T  4
Ctime(B3) = (N   2)  (N   2)  T  3 Ctime(B4) = (N   2)  (N   2)  T  3
Ctime(B5) = (N   2)  (N   2)  T  2 Ctime(B6) = (N   2)  (N   2)  T  3
Ctime(B7) = (N   2)  (N   2)  T  3 Ctime(B8) = (N   2)  (N   2)  T  2
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Ctime(B9) = (N   2)  (N   2)  T  2 Ctime(B10) = (N   2)  (N   2)  T  2
Ctime(B11) = (N   2)  (N   2)  T  4 Ctime(B12) = (N   2)  (N   2)  T  3
In section 2.5.2, the expression of Ctime contained a sum on ~k. Here, because of
the fact that there is no dependence on ~k, the sum is reduced to a multiplication
by the number of values spanned by ~k = (k1; k2; k3), i.e., (N   2)  (N   2)  T .
Notice that B5, B8, B9, and B10 all achieve the minimum number of conicts.
Here, we choose L = B8.
2.6.6 Storage minimization
The chosen fundamental lattice is L (B8), withB8 =
 
2 0
0 3
!
. Based on the results
in section 2.5.5, we can simply replace each original access in the new arrays
by scaling the column subscript by 2 and the row subscript by 3, obtaining an
asymptotically zero memory waste. As an alternative, to avoid the integer division
by 3, we can adopt the approximate approach introduced in section 2.5.5, which
consists in replacing the division with a multiplication by an integer a followed by
a b-bit right-shift. As already exemplied in section 2.5.5 for the case hii = 3 and
a maximum waste of 10%, we can use b > log2
3
0:1
, e.g., b = 5, and consequently
a =
l
25
3
m
= 11. Formally, for each access function in the statement of gure 2.4,
the new access function can be obtained as F 0 (~v) =
$ 
1=2 0
0 11=32
!
 F (~v)
%
.
As a practical example of memory waste, consider the case N = 100, requiring
N2 = 10000 memory locations. The highest modied subscripts are [11 (i+2) >>
5][(2j+2+p) >> 1], and they take as their maximum value [34][48], corresponding
to the bounds i = N   3 = 97, j = (N   4)=2 = 48, p = 1. In other words, we
need 35  49 = 1715 locations for each of the 6 arrays, i.e., 10290 locations overall,
with an actual waste below 3%.
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2.6.7 Code generation
Based on the technique presented in section 2.5.4, we can generate the new polyhe-
dral representation maximizing parallel memory bank accesses. The representation
leads to the following optimized code:
for( t=0; t<=T-1; t++ ) {
for( i=0; i<=N-3; i++ ) {
if( i%3==0 ) {
for( j=0; j<=(N-4)/2; j++ ) {
parfor( p=0; p<=1; p++ ) {
if( (j+p)%2==0 )
S1: Y[i+1][2*j+1+p] = W1*A0[(11*i)>>5][(2*j+p)>>1] +
W2*A1[(11*i)>>5][(2*j+1+p)>>1] + W3*A0[(11*i)>>5][(2*j+2+p)>>1] +
W4*A2[(11*i+11)>>5][(2*j+p)>>1] + W5*A3[(11*i+11)>>5][(2*j+1+p)>>1] +
W6*A2[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A4[(11*i+22)>>5][(2*j+p)>>1] +
W8*A5[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A4[(11*i+22)>>5][(2*j+2+p)>>1];
else
S2: Y[i+1][2*j+1+p] = W1*A1[(11*i)>>5][(2*j+p)>>1] +
W2*A0[(11*i)>>5][(2*j+1+p)>>1] + W3*A1[(11*i)>>5][(2*j+2+p)>>1] +
W4*A3[(11*i+11)>>5][(2*j+p)>>1] + W5*A2[(11*i+11)>>5][(2*j+1+p)>>1] +
W6*A3[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A5[(11*i+22)>>5][(2*j+p)>>1] +
W8*A4[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A5[(11*i+22)>>5][(2*j+2+p)>>1];
}
}
}else if( i%3==1 ){
for( j=1; j<=N - 2; j+=2 ) {
parfor( p=0; p<=1; p++ ) {
if( (j+p)%2==0 )
S3: Y[i+1][2*j+1+p] = W1*A2[(11*i)>>5][(2*j+p)>>1] +
W2*A3[(11*i)>>5][(2*j+1+p)>>1] + W3*A2[(11*i)>>5][(2*j+2+p)>>1] +
W4*A4[(11*i+11)>>5][(2*j+p)>>1] + W5*A5[(11*i+11)>>5][(2*j+1+p)>>1] +
W6*A4[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A0[(11*i+22)>>5][(2*j+p)>>1] +
W8*A1[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A0[(11*i+22)>>5][(2*j+2+p)>>1];
else
S4: Y[i+1][2*j+1+p] = W1*A3[(11*i)>>5][(2*j+p)>>1] +
W2*A2[(11*i)>>5][(2*j+1+p)>>1] + W3*A3[(11*i)>>5][(2*j+2+p)>>1] +
W4*A5[(11*i+11)>>5][(2*j+p)>>1] + W5*A4[(11*i+11)>>5][(2*j+1+p)>>1] +
W6*A5[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A1[(11*i+22)>>5][(2*j+p)>>1] +
W8*A0[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A1[(11*i+22)>>5][(2*j+2+p)>>1];
}
}
}else if( i%3==2 ){
for( j=1; j<=N - 2; j+=2 ) {
parfor( p=0; p<=1; p++ ) {
if( (j+p)%2==0 )
S5: Y[i+1][2*j+1+p] = W1*A4[(11*i)>>5][(2*j+p)>>1] +
W2*A5[(11*i)>>5][(2*j+1+p)>>1] + W3*A4[(11*i)>>5][(2*j+2+p)>>1] +
W4*A0[(11*i+11)>>5][(2*j+p)>>1] + W5*A1[(11*i+11)>>5][(2*j+1+p)>>1] +
Chapter 2. Automatic memory partitioning 37
W6*A0[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A2[(11*i+22)>>5][(2*j+p)>>1] +
W8*A3[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A2[(11*i+22)>>5][(2*j+2+p)>>1];
else
S6: Y[i+1][2*j+1+p] = W1*A5[(11*i)>>5][(2*j+p)>>1] +
W2*A4[(11*i)>>5][(2*j+1+p)>>1] + W3*A5[(11*i)>>5][(2*j+2+p)>>1] +
W4*A1[(11*i+11)>>5][(2*j+p)>>1] + W5*A0[(11*i+11)>>5][(2*j+1+p)>>1] +
W6*A1[(11*i+11)>>5][(2*j+2+p)>>1] + W7*A3[(11*i+22)>>5][(2*j+p)>>1] +
W8*A2[(11*i+22)>>5][(2*j+1+p)>>1] + W9*A3[(11*i+22)>>5][(2*j+2+p)>>1];
}
}
}
}
}
Complying with the mapping choice previously identied, no more than two con-
icts per parallel set of iterations are incurred. Consider the rst two parallel
statements S1 and S2 as an example. A0 appears 3 times, thus the iteration
seemingly contains three simultaneous accesses. The three accesses can how-
ever only involve two dierent values because of the mapping we enforced. In
fact, A0[(11  i) >> 5][(2  j + 1 + p) >> 1] in the else branch coincides with
A0[(11  i) >> 5][(2  j + 2 + p) >> 1] in the then branch if j is even (because if
j is even, p must be equal to 1 in the else branch and 0 in the then branch) or
with A0[(11  i) >> 5][(2  j + p) >> 1] in the then branch if j is odd (because if
j is odd p must be equal to 0 in the else branch and 1 in the then branch). The
same considerations apply to the other accesses.
2.6.8 Validation of the cost function
To conclude the case study, we show a few results collected from a practical imple-
mentation of the kernel targeted at an FPGA technology by means of a high-level
synthesis process. In particular, the above C code was synthesized to VHDL by the
Vivado HLS tool [36] and analyzed by cycle-accurate simulation. The actual exe-
cution times, denoted ET and expressed in terms of clock count, refer to the case
N = 20, T = 8. They were measured for each of the 12 lattice-based partitioning
solutions explored above:
ET (B1) = 3889; ET (B2) = 5187; ET (B3) = 3889; ET (B4) = 3889;
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ET (B5) = 2595; ET (B6) = 3889; ET (B7) = 3889; ET (B8) = 2595;
ET (B9) = 2595; ET (B10) = 2595; ET (B11) = 5187; ET (B12) = 3889
The results provide a clear conrmation of the signicance of the cost function
Ctime we used to drive the optimization process and conrm the impact that mem-
ory conicts have on the actual execution time of the synthesized kernel.
2.7 Related work
The application of integer lattices to memory allocation problems is addressed
by [33], which proposes a methodology for reducing the memory needed for the
execution of an algorithm by analyzing variable liveness. The authors establish
a correspondence between an integer lattice and a modular mapping of the array
indices. As an example, the lattice spanned by the basis
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may equivalently
be expressed by the two-dimensional mapping (b0; b1) = (j mod 2; i mod 3), where
the pair (b0; b1), with 0  b0 < 2 and 0  b1 < 3, is used as a bidimensional bank
index. Although the approach here described is based on a similar mathematical
framework and use some of their results, e.g., the enumeration of the solutions,
they solve a dierent problem, i.e., memory reuse. In particular, in this context
the determinant of the lattice corresponds to the number of memory banks and the
objective function is chosen to minimize the number of conicts on memory ports.
On the other hand, in their work the number of memory locations required by an
optimum modular mapping is equal to the determinant of the underlying lattice.
Furthermore, they consider indices as conicting when they are simultaneously live
under a given schedule, whereas, in this context, there is a conict when there is
an access to the same memory bank by simultaneous executions of loop iterations.
The development of mathematical methodologies for the problem of partitioning
was also studied extensively for optimizing Locally Sequential Globally Parallel
(LSGP) computations. The authors of [40] aim to nd valid boxes, i.e., paral-
lelepipeds of points, for systolic arrays. Their solution space consists of all the
left Hermite forms of the so called activity basis that identies the computations
simultaneously active. In [40] integer points represent computations that may be
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mapped or not onto the same processor and not memory locations to map onto
specic banks. A similar problem is analyzed in [41], providing a closed form for
enumerating all the schedules on a cluster of VLIW processors and constructing
a linear function that schedules precisely one iteration per cycle of a loop nest.
Memory partitioning for LSGP systems has been also studied by [42{44] in order
to reduce the communication among processors.
Recently, mathematical optimization techniques have targeted recongurable de-
vices provided with multiple independent ne-grained memory blocks. In this
scenario, minimizing the number of conicts on the distributed memory banks is
of paramount importance for performance. A few recent contributions [19, 45{47]
are concerned with partitioning of on-chip memory. In [19] an automated memory
partitioning algorithm is proposed to support multiple simultaneous ane memory
references to the same array. In [45] memory accesses in dierent loop iterations
are partitioned across dierent memory banks and scheduled in the same cycle
minimizing the number of required banks. In the above works, a multidimen-
sional array is rst attened into a single-dimensional array before partitioning.
Since memory addresses after attening are dependent on the array size, dierent
partitioning schemes are generated for dierent array sizes, many of which are sub-
optimal. An improved approach is proposed in [46]. They model memory ports as
n-dimensional hyperplanes. However, by limiting their solutions to a single fam-
ily of hyperplanes, they might ignore some potential solutions. While [46] uses a
single family of hyperplanes to express bank mapping, the presented technique es-
sentially exploits a number of hyperplanes equal to the dimensionality of the array
to be partitioned. Furthermore, [46] does not express parallel data sets formally.
Hence, the methodology is valid only for the specic problem of avoiding memory
conicts when loop pipelining techniques are applied. The presented technique,
on the other hand, explicitly models parallel iterations by means of Z-polyhedral
techniques and generalizes the solution space by adopting lattices instead of hy-
perplanes, i.e., a strict superset of the solution space in [46]. The same authors
in [47] extend their previous work by introducing block-cyclic partitioning, but
still relying only on a single family of hyperplanes. The work in [48] introduces
a geometric programming framework combining data reuse with data level par-
allelism. Although the problem is still related to data-level parallelization, they
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assume that each processing element is connected to a single memory and they
replicate data when needed. This assumption largely simplies the problem but
neglects the possibility of avoiding the replication of data, possibly incurring mem-
ory waste and a potential loss of available memory ports. Similar to the approach
presented here, the authors of [49] use integer lattices in the context of memory
partitioning, in order to improve memory bandwidth by using dierent physical
storage blocks. The work explores dierent periodic partitioning strategies by
varying both the number of banks and the system clock frequency. Their main
contribution is related to address generation given a specic partitioning strategy.
Their solution space exploration, however, does not resort to any mathematical
technique to model the code and its memory access patterns. As a consequence,
the work is based on evaluating the schedule length and the system cost for each
possible solution by adopting scheduling algorithms, e.g., list scheduling.
There are other approaches concerned with optimizing on-chip memory usage, al-
though focused on orthogonal problems. The work in [50] develops a compile-time
framework for data locality optimization via data layout transformation targeting
NUCA chip multiprocessors. The authors of [51] use polyhedral abstractions to
reduce the occupied on-chip scratchpad memory. The approach is useful when
dealing with algorithms working with a great deal of data. Unlike the proposed
technique, it aims to improve data reuse instead of maximizing the available on-
chip memory bandwidth. Dierently, [52] introduces a framework in the context
of HLS for transforming loop nests in order to maximize on-chip memory reuse
and minimize accesses to o-chip memory blocks. A dierent problem is tackled
in [53], which proposes a technique to embed some physical features related to
external SDRAMs in the iteration domains of code statements in order to mini-
mize row activations and maximize reuse. It addresses external memory modules
and, in that respect, it is complementary to this technique, which is focused on
on-chip memory. The work in [54] optimizes remote accesses for ooaded kernels
on recongurable platforms.
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Figure 2.7: Hyperplane-based memory partitioning. (a) Memory bank map-
ping. (b) Hardware datapath inferred from memory bank mapping. The symbol
MBi in the gures denotes the ith bank.
2.7.1 Comparisons with the hyperplane-based approach
As summarized above, [46, 47] are the current state-of-the-art solutions for memory
partitioning in the context of high-level synthesis. They are limited to solutions
based on a single family of hyperplanes. In that respect, lattices represent an ex-
tension of previous approaches. In fact, partitioning solutions based on one single
family of hyperplane, e.g., (j + i) mod 2, can always be represented as lattices,
e.g.,
 
2 1
0 1
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. In some cases, hyperplane-based partitioning may achieve the same
level of access parallelism as lattice-based partitioning, but yielding a more com-
plex steering circuitry. For instance, the memory in the example of gure 2.1.a can
be partitioned as shown in gure 2.7.a by using hyperplanes, fully exploiting the
available four memory banks. However, since the access patterns to the dierent
banks are not always the same in each data set, each input of each adder needs to
receive the operands from two dierent memory banks depending on the specic
value of the iterators, complicating the steering logic of the datapath, as well as
causing potential increases in area, clock period, and power consumption. Notice
that, because of the commutativity of addition, this logic overhead may be opti-
mized out in this specic case. However, this is not true in general. On the other
hand, covering a strict superset of hyperplane-based partitioning, lattice-based
partitioning allows us to identify the more ecient solution shown in gure 2.1.c,
where, in addition to the fully parallelizable read operations, the access patterns
to the banks are the same for each data set, inherently simplifying the steering
logic. To conrm the above considerations, Table 2.1 shows the area occupation
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Figure 2.8: (a) Code snippet and related data sets on a lattice-based parti-
tioning solution. (b) Possible hyperplane-based solutions.
measured in Look-up Tables (LUTs) on a Xilinx Virtex-7 FPGA for three dierent
benchmarks. The considered benchmarks are typical HLS applications with loop
nests having a high degree of parallelism. In particular, the rst benchmark is
an ordinary image resize kernel using bilinear interpolation. The remaining two
benchmarks perform dierent stencil computations, i.e., a 2D Jacobi kernel and a
2D Gauss-Seidel kernel. See for example [55] for the details of these algorithms.
The kernels were coded in plain C and synthesized by means of the Vivado HLS
tool [36]. For each benchmark we varied both the stripmining factors of the two in-
nermost loops and the number of memory banks, here coinciding with BlockRAM
components (BRAMs), normally available on Xilinx FPGAs. The table reports
the number of LUTs used by the two techniques for the respective optimal solu-
tions. Because of the spatial regularity of lattices, the proposed technique achieves
more compact datapaths having a simplied steering logic. These improvements
are also reected in the code complexity. In fact, Table 2.1 also contains the over-
all number of statements present in the nal code. As shown by the table, for the
chosen benchmarks the method also helps keep the code complexity reasonably
low.
In addition to a more complex steering logic, there may be situations where [46] re-
quires more memory banks than strictly necessary to achieve full parallelization,
particularly when the kernel has a complex control ow. As an example, consider
the code in gure 2.8. The kernel contains a normalized perfect loop nest with
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Table 2.1: Synthesis results. (OSF: outer stripmining factor, ISF: inner strip-
mining factor)
Benchmark NB / Lattices Hyperplanes
BRAMs LUTs # Statements LUTs # Statements
Image Resize kernel 2 536 4 536 4
(OSF=2, ISF=2) 4 536 4 536 4
8 592 4 1024 8
16 526 4 1136 8
Image Resize kernel 2 2130 16 2130 16
(OSF=4, ISF=4) 4 2130 16 2130 16
8 2212 16 2212 16
16 2212 16 2580 32
2D-Seidel kernel 2 2745 4 2745 4
(OSF=2, ISF=2) 4 2526 4 2526 8
8 5584 8 7387 16
16 8178 16 11254 32
2D-Seidel kernel 2 10384 16 10348 16
(OSF=4, ISF=4) 4 10339 16 10339 16
8 10381 16 17516 32
16 10202 16 11290 32
2D-Jacobi kernel 2 1862 4 1862 4
(OSF=2, ISF=2) 4 2118 4 3409 8
8 4007 8 5753 16
16 6419 16 9129 16
2D-Jacobi kernel 2 4893 16 4893 16
(OSF=4, ISF=4) 4 5387 16 5387 16
8 5049 16 11369 32
16 4878 16 16978 32
three statements. There is a statically predictable branch, so the nest is still an
ane SCoP. Loop iterations access a variable shape 2 2 window. In particular,
gure 2.8.a shows the parallel data sets for (i = 1, j = 1), (i = 1, j = 2), and
(i = 1, j = 3). Each of them contains four points. If four dierent memory banks
are considered, the only possible solution in order not to have conicts is showed
in part (a) of the gure, corresponding to the fundamental lattice L
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. This
solution cannot be expressed as a set of translate hyperplanes. Figure 2.8.b shows
all the possible hyperplane-based solutions. The green line represents the hyper-
plane causing the conict. It can be easily recognized that four memory banks are
not sucient here to avoid conicts completely, and the optimal solution identied
by the lattice-based partitioning technique is missed.
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2.8 Remarks and future developments
This chapter addressed the problem of automated memory partitioning for emerg-
ing architectures, such as recongurable hardware platforms, providing the oppor-
tunity of customizing the memory architecture based on the application accesses
pattern. Targeted at ane static control parts (SCoPs), the technique exploits
the Z-polyhedral model for program analysis, yielding a powerful and elegant for-
malism capturing both the problem of bank mapping and storage minimization.
In particular, the approach is based on integer lattices, enabling us to generate
a solution space for the bank mapping problem which includes previous results
as particular cases. The problem of storage minimization, on the other hand, is
tackled by an optimal approach ensuring asymptotically zero memory waste or, as
an alternative, an ecient approach ensuring arbitrarily small waste. The theoret-
ical results were also demonstrated through a prototype toolchain and a detailed
step-by-step case study, along with some comparisons with dierent approaches
found in the technical literature.
The approach also opens up a range of further investigation paths. First of all, as
pointed out by the detailed case-study, there may be dierent lattices all achieving
the minimum number of conicts for a given number of banks. They might how-
ever be not equivalent in terms of the generated code, which may cause dierent
delays and possibly area results in those computing platforms where the code is
directly translated to hardware, such as FPGAs. Analyzing these eects systemat-
ically is, in fact, the main subject of chapter 3. Furthermore, although the search
space is likely to be limited for practical problems, we will also explore the adop-
tion of ad-hoc heuristics to explore it more eciently. In particular, from a purely
mathematical point of view, there are situations where, given a certain determi-
nant, the solution space of the lattice-based partitioning technique collapses to one
single family of hyperplanes. Although this happens for low dimensionalities of
the array and very low numbers of memory banks, a precise formalization would
help reduce the solution space in such cases. A further possibility of improvement
concerns the storage minimization scheme. Although it is asymptotically opti-
mal in terms of memory waste, it does not include liveness analysis of memory
locations unlike [33]. The plan is thus to extend the methodology with per-bank
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liveness analysis. Also, like most similar works, the presented approach is focused
on partitioning a single array in memory. When dierent arrays are concurrently
accessed in the same kernel, they may be processed separately or, alternatively,
they may be seen as parts of a single memory space. These choices might vari-
ously impact performance or result in additional opportunities for optimization,
leaving room for further developments in this direction. Lastly, instead of making
the partitioning explicit in the code, e.g., by using dierent array names, which
leads to a static assignment of banks, a dierent possibility would be to insert ad-
hoc hardware components which route the memory requests to the corresponding
banks by computing the mapping dynamically. This possibility was not explored
here, essentially because a static code-level solution can be easily automated and
does not interfere with the HLS process in itself. Its implementation, however,
would transfer the complexity of the approach from the software to the underlying
hardware architecture. Thus the automated generation of such hardware memory
access managers is a potential future development of this approach.

Chapter 3
Reducing the area impact of the
memory subsystem
3.1 Introduction
Chapter 2 has introduced the lattice-based memory partitioning technique and
has shown it is more general than other existing methods. Besides benecially
impacting latency, it leads to very compact datapaths in terms of connections
between memory banks and processing elements. Intuitively, that can be explained
by the spatial regularity of integer lattices; throughout this chapter, we analyze and
formalize the reasons why of such area eciency. First, we capture by examples
the existing relation between memory partitioning and area consumption. Then,
we formalize the relation mathematically and propose a technique to improve the
area eciency by using a well-known code transformation, namely loop unrolling.
The related literature is quite scarce. To the author's knowledge, this has been
the rst work to formalize the interplay between memory partitioning and area
eciency in the context of high level synthesis. The only other attempt has been
made in [47], in which the authors recognize the presence of an area overhead
due to address generation and data assignment. However, the two eects are not
modeled mathematically and, importantly, the overhead estimation does not take
into account the bank switching phenomenon which, as we will notice, may have
47
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a considerable impact on area eciency, even more than the number of memory
banks itself. Also, this is the rst attempt ever to identify loop unrolling as key
transformation in presence of memory partitioning,.
3.2 Impact of partitioning on area
Normally, in a HLS tool ow, the statements in a loop body are synthesized to
a parallel physical datapath, which processes the memory locations embraced by
the statements as concurrently as possible. The input/output ports of the dat-
apath correspond to the read/write memory references in the loop body. When
the memory is partitioned across multiple banks, the memory locations can be
accessed in parallel, ideally in a single access cycle when a one-to-one correspon-
dence between accessed memory locations and memory banks is achieved [56] as
shown in the previous chapter. Furthermore, in case each specic memory refer-
ence always corresponds to the same bank, the connection between the respective
datapath port and the physical bank can be direct, otherwise accesses must be
multiplexed. Bank switching essentially refers to dierent instances of the same
memory reference accessing dierent banks. We say that a reference A[F (~v)] has
an amount of bank switching equal to bs, if it accesses bs dierent memory banks
over the whole execution.
To clarify the above denition, refer to the example in gure 3.1. The code con-
tains a two-level nested loop representing a rectangular window sliding over a
bidimensional array. Figure 3.1.a shows the code while gure 3.1.b illustrates the
array and the data sets accessed by a few iterations of the loop (coinciding with
the rectangular-shaped sliding window). At each iteration, the window picks nine
dierent memory locations and multiplies the values by nine dierent weights.
Figure 3.1.b also shows a possible partitioning solution using four memory banks:
the number associated with each memory location represents the memory bank to
which it is allocated. As explained in chapter 2, that is a lattice based solution
having as basis
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. Notice that the algorithm's weight associated with each
memory location depends on the position within the sliding window. For example,
the point located in the lower left corner of the window is always multiplied by w0,
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whereas the central by w4. As the window slides through the array, each wi is mul-
tiplied by a value from a dierent memory bank, as gure 3.1.b also highlights,
causing the bank switching eect. Take weight w0 as an example. In iteration
(i = 1; j = 1), the bank containing the data to be multiplied by w0 is Bank 0,
whereas in the consecutive iteration (i = 1; j = 2) it is located in Bank 1.
Bank switching has a direct eect on the datapath synthesized from the high-level
code. Figure 3.1.c shows the datapath corresponding to the example. Notice the
additional steering logic required at the output data ports of the memory banks
and at the address input ports. In fact, over the dierent iterations of the loop,
each multiplier takes input values from all of the memory banks. As a second
eect, bank switching results in a more complicated logic for the generation of
the addresses to the memory banks, since each bank must be addressed by one of
nine dierent combinations of the (i; j) indices as the loop proceeds through the
iterations. In other words, we also need additional multiplexers driving dierent
addresses to each of the four memory banks, depending on the iteration. The
steering logic caused by bank switching may cause a signicant area overhead,
which is not inherently required by the algorithm itself, but rather by the way it
is coded and the particular use of the available memory banks.
Clearly, the latter eect is not necessarily present. For example, consider the case
when there is only one memory reference and memory is partitioned across two
banks. Suppose that half of the statement instances access the rst memory bank,
while the remaining half access the second bank. Since there is only one memory
reference, each memory bank stays idle half of the time and there is no need for
an additional multiplexer on the address ports. As we will see during the rest
of the discussion, a larger amount of bank switching corresponds to reduced area
eciency.
One interesting aspect to notice is that loop unrolling can potentially reduce bank
switching, reducing the steering logic as immediate consequence. Loop unrolling
is a common technique in HLS and, although it usually results in replicated data-
paths, we show here that its interplay with bank switching may enable improved
eciency in the use of the hardware resources. Consider gure 3.2.a, in which the
inner loop of the previous code has been unrolled by a factor of two. Like the
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Figure 3.1: The original version of the generic bidimensional sliding window
lter. a) Code, b) Memory accesses to the input image for some iterations, c)
Synthesized datapath
previous example, gure 3.2.b and gure 3.2.c depict, respectively, the partitioned
memory and the synthesized datapath. Now, there is no bank switching aecting
the inner loop because of the unrolling transformation. In fact, when sliding the
window along the j axis, every location of the window always happen to touch
the same memory bank (on the other hand, when sliding the window along the
i axis, bank switching still occurs, with every location of the window touching
two dierent banks). This results in signicantly smaller multiplexers at both the
address input port and the data output port of the memory banks. Of course,
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more resources are going to be used for the replicated processing elements in the
datapath because of the unrolling, but they are purely used for computation rather
than being steering overhead, making the resulting design more area and power
ecient.
Figure 3.2: The unrolled version of the generic bidimensional sliding window
lter. a) Code, b) Memory accesses to the input image for some iterations, c)
Synthesized datapath
In order to assess the impact of bank switching quantitatively, we dene the area
eciency as the product of latency, i.e., the overall execution time of a synthesized
algorithm, and its area cost. Usually, the area cost of FPGA designs is quantied
in terms of elementary components such as Look-Up Tables (LUTs), Flip-Flops
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(FFs), and, in some cases, Digital Signal Processing (DSP) blocks; we consider
here LUTs primarily because FPGA designs are often LUT-bounded.
Table 3.1: Example of area implications of bank switching
Partitioning solution Banks Bank switching LatencyArea
Lattice 4 0 1
Lattice 8 2* 2.02
Lattice 16 4* 3.43
Hyperplane 4 2** 2.44
Hyperplane 8 4** 4.33
Hyperplane 16 8** 8.37
As a preliminary experimental conrmation of bank switching hardware implica-
tions, consider table 3.1, concerning an image resizing kernel with bilinear interpo-
lation synthesized to an FPGA technology through a commercial HLS toolchain,
namely Vivado HLS by Xilinx [36]. For two dierent partitioning solutions, a lat-
tice based and an hyperplane based, the table lists the number of memory banks,
the amount of bank switching, and the latency-area product (normalized to the
case of minimum bank switching). Due to the regularity of the considered bench-
mark, the amount of bank switching is the same for all memory references, so they
are not considered separately. For the bank switching amount, two asterisks indi-
cate that we need multiplexers both on the address and data output ports, while
a single asterisk indicates that only data output multiplexers are present. The
benchmarks were not manipulated before synthesis, e.g. by unrolling the loop.
The results in the table clearly point out the impact of bank switching on area
eciency. Solutions associated with lattices, are more regular than hyperplanes1.
This regularity is reected directly by more ecient datapaths generally reducing
the steering logic needed. This is also one more conrmation of the enhanced e-
ciency of the lattice-based partitioning technique presented in chapter 2 compared
to hyperplane-based techniques.
In the following sections, we model bank switching mathematically and also present
a formal model to determine the unrolling factors for a certain algorithm in order
to avoid bank switching completely.
1This happens in the sliding window lter example because of a rectangular window.
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3.3 Mathematical formalization
Let the Zn set represent the whole n-dimensional memory space containing the
n-dimensional array A, and L = fB  ~z; ~z 2 Zng be the integer lattice used for
partitioning. L is a subset (and a subgroup) of Zn. As seen in the previous
chapter, there are overall NB = det(B) dierent translate lattices, constituting
a partition of Zn, each corresponding to a physical memory bank. To associate
a dierent location to the corresponding bank, we rely on the following property,
proven in [57]. Let S = U1BU2 be the Smith Normal Form (SNF) of the lat-
tice basis B. S = fsijg is a diagonal matrix and its diagonal elements, denoted
~s = (s00; s11 : : : sn 1;n 1), are such that sii divides si+1;i+1, while U1 and U2 are
unimodular matrices, and hence NB = det(B) = det(S) =
Qn 1
i=0 sii. Then, the
modular mapping dened by (~z) = U1  ~z mod ~s, ~z 2 Zn has L as the kernel, i.e.,
~z 2 L ) U1  ~z mod ~s = ~0.
As a consequence, the quotient group Zn=L, containing the NB translates of
L, each corresponding to a memory bank, is in one-to-one correspondence with
the dierent values taken on by the modular mapping (~z) = U1  ~z mod ~s.
In other words, each bank can be denoted by an n-dimensional index ~bF =
(b0; : : : ; bn 1) with bi < sii 8i and, given a particular memory reference of in-
dices ~z = (z0; : : : ; zn 1) (e.g., A[3][5] in a bidimensional space), the corresponding
bank can be simply obtained as (b0; : : : ; bn 1) = (~z) = U1  ~z mod ~s. Con-
sider now a memory access in the code, and the corresponding access function
~z = F (~v) = F ~v+ ~t0. The bank accessed by the memory reference in a given iter-
ation ~v is ~bF (~v) = U1(F  ~v + ~t0) mod ~s. Quantifying bank switching is equivalent
to computing how many dierent values are taken by the modular mapping ~bF (~v)
as ~v spans Zn (we assume that the memory array is large enough to take all the
dierent values of ~bF , which is normally the case in practice). In the following, we
show how the previous formulation can drive the choice of the unrolling factors in
order to reduce, or even eliminate, the bank switching eect. Notice that, as dis-
cussed later, we assume that the choice of the unrolling factors is not constrained
here by possible data dependencies across iterations.
To formalize the impact of loop unrolling note that, in terms of memory accesses,
the essential eect of unrolling is to change the expressions of the memory access
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functions. In general, let ei and ej be the unrolling factors of the two loops in the
nest. Each memory access function of the form F (j; i) =
 
f00 f01
f10 f11
! 
j
i
!
+ ~k is
transformed after unrolling into:
F 0(j; i) = F0  ~v + ~k0 =
 
ej  f00 ei  f01
ej  f10 ei  f11
!

 
j
i
!
+ ~k0
with ~k0 being a suitable constant vector (not aecting bank switching). The follow-
ing result connects the amount of bank switching with the transformation induced
by the unrolling factors. Let U1 =
 
u00 u01
u10 u11
!
and ~s refer to the SNF of the
lattice basis B used for partitioning. Then, the bank mapping function is
~bF (~v) = U1 
h
F0  ~v + ~k0
i
mod ~s =
h
T  ~v + ~k00
i
mod ~s
where T = U1  F0 =
 
t00 t01
t10 t11
!
=
 
q00  ej q01  ei
q10  ej q11  ei
!
=
 
(f00u00 + f10u01)  ej (f01u00 + f11u01)  ei
(f00u10 + f10u11)  ej (f01u10 + f11u11)  ei
!
and ~k00 = U1  ~k0 is a constant term.
Bank switching is thus given by the number of dierent values taken on by
[T  ~v] mod ~s. In case the two rows of T  ~v are a multiple of s00 and s11, re-
spectively, the above modular expression takes on always one value. A sucient
condition is ensured by the following choice for the unrolling factors:
ej = lcm

s00
gcd(q00; s00)
;
s11
gcd(q10; s11)

ei = lcm

s00
gcd(q01; s00)
;
s11
gcd(q11; s11)

In fact, taking the rst row as an example, we have that ej =   s00gcd(q00;s00)
and ei =   s00gcd(q01;s00) by the above choices. Write q00 = q000 gcd(q00; s00) and
Chapter 3. Reducing the area impact of the memory subsystem 55
q01 = q
0
01 gcd(q01; s00). Then, the rst row of T  ~v is
q00e

j  j + q01ei  i = q000 gcd(q00; s00)  
s00
gcd(q00; s00)
 j+
q001 gcd(q01; s00)  
s00
gcd(q01; s00)
 i = s00 [q000  j + q001  i]
Notice that, although we considered two nested loops for simplicity, the treatment
can be easily generalized to the case of an n-level loop nest. Furthermore, the tech-
nique was discussed for a single memory reference. When more memory accesses
to the same array are found in the loop body, the technique can still be applied to
each reference separately, then picking for each unrolling factor the least common
multiple of the dierent solutions determined.
3.4 Experimental evaluation
In order to validate the theoretical results, Xilinx VivadoHLS [36] has been used
as synthesis tool targeting a Xilinx Virtex-7 device [58]. The C code featuring
partitioned memory accesses for each case study has been written and given as
input to VivadoHLS. We have chosen three benchmarks, that are:
 An Image Resizing algorithm using bilinear interpolation
 A 2D Gauss-Seidel kernel
 A 2D-Jacobi algorithm
The benchmarks are representative of typical HLS applications and widely used in
many scientic applications. The Gauss-Seidel is often used for the resolution of
linear systems whereas Jacobi is a popular algorithm for solving Laplace dierential
equations on a regularly discretized square domain. The partitioning solutions
were derived following the approach explained in chapter 2.
In table 3.2 there are the solutions, i.e. the unrolling factors, returned by the
application of the methodology for an increasing number of banks. The Gauss-
Seidel and Jacobi kernel exhibit the same behavior in terms of unrolling choices
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for avoiding bank switching since they both process the input array sliding on it
with a unitary stride. In contrast, the Image Resizing kernel processes the input
data block-wise; in fact, it can be noticed that the unrolling factors tend to be
lower because the accesses pattern helps avoid bank switching by itself. According
to the methodology, the identied unrolling factors eliminate bank switching and,
hence, avoid degrading the area eciency due to complex steering logic.
Image Resize NB ei , e

j
1 1,1
2 1,1
4 1,1
8 1,2
16 2,2
2D Gauss-Seidel NB ei , e

j
1 1,1
2 1,2
4 2,2
8 2,4
16 4,4
2D Jacobi NB ei , e

j
1 1,1
2 1,2
4 2,2
8 2,4
16 4,4
Table 3.2: Unrolling factors returned by the application of the methodology
Figure 3.3.a depicts the area eciency (latency-area product), for the Image Re-
size algorithm in function of the number of banks; each curve corresponds to a
dierent unrolling conguration. Figure 3.3.b and gure 3.4.a do the same for
the Gauss-Seidel and Jacobi kernels. The latency-area product, in each plot has
been normalized to the case of 1 memory bank, hence it shows the area eciency
improvement/loss with respect to a non-partitioned solution. When the curve
decreases it means we are gaining eciency.
For each of the unrolling congurations, rst the area latency product is on the
decrease, i.e., the eciency improves; then after a certain number of banks, it
starts increasing. The point in which the trend changes is exactly where bank
switching starts. For each curve, we can distinguish clearly two regions; one where
Chapter 3. Reducing the area impact of the memory subsystem 57
Number of banks
L
a
te
n
c
y
 *
 A
re
a
0 2 4 6 8 10 12 14 16
0
0.2
0.4
0.6
0.8
1
1.2
1.4
e = 1,1
e = 1,2
e = 2,2
e = 2,4
e = 4,4
Number of banks
L
a
te
n
c
y
 *
 A
re
a
0 2 4 6 8 10 12 14 16
0.5
1
1.5
2
2.5
3
3.5
4
e = 1,1
e = 1,2
e = 2,2
e = 2,4
e = 4,4
a) b)
Image Resize Gauss-Seidel
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Figure 3.4: a) Area eciency (normalized to the case of 1 bank) versus number
of banks for the 2D-Jacobi. b) Area eciency versus unrolling congurations for
all benchmarks and 8 memory banks. Each sample is intended to be normalized
to the case of a rolled version using 1 memory bank. The black circles are the
solutions predicted by our methodology for avoiding bank switching, unrolling
beyond them does not yield substantial advantages
the curve decreases that is the region without switching and the other where it
increases because of increasing switching. For example, in gure 3.3.b (Gauss
Seidel), the unrolling conguration e=(2,2) is free of switching until 4 banks. The
unrolling conguration e=(2,4) can resist until 8 banks, whereas a completely
rolled version e=(1,1), is subject to switching immediately using only two memory
banks. Therefore, the more aggressive is the unrolling, the bigger is the number
of banks we can use without incurring switching.
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Moreover, independently of the number of banks, loop unrolling can eectively im-
prove the eciency of the synthesized circuit. This can be noticed in gure 3.4.b
that depicts the latency-area product versus unrolling congurations in case of 8
memory banks. The gure shows the area eciency against unrolling congura-
tions for a xed number of memory banks (NB = 8) for the three benchmarks. We
can notice that up to a certain point, unrolling benets eciency considerably due
to reduced amounts of bank switching. Beyond those points (marked in the plot
by black circles), there are diminishing or null returns. Those points are actually
the minimum unrolling factors needed to avoid bank switching completely and
are all correctly predicted by the mathematical model. The improvement of an
unrolled circuit with unrolling factors e=(4,4) over a rolled version is respectively
of 5.6x, 2.3x and 2x for the three benchmarks.
Experiments also give more conrmations of the validity of the mathematical
model described in section 3.3. For example, our mathematical model has pre-
dicted (see table 3.2) that an unrolling conguration of e=(2,2), is the minimum
amount of unrolling needed in order not to have switching with 4 memory banks
in case of Gauss-Seidel. As can be noticed in gure 3.3.b, that is exactly what
happens in the experiment; the red curve, corresponding to e=(2,2), is free of
switching up to 4 banks, after which the eciency sharply decrease. In fact, a
more aggressive unrolling (light blue and purple curves) can guarantee no switch-
ing also with more banks, but lower unrolling factors (e = (1,1) and e = (1,2))
cannot avoid it; in fact, the curves with (e = (1,1) and e = (1,2)) are in their
switching regions with 4 banks.
The above conclusions refer to the lattice-based technique, but similar consider-
ations apply to cyclic [19] and hyperplane-based [46] partitioning. However, the
three techniques may perform very dierently in terms of area and performance.
In particular, while there can be a signicant advantage in terms of latency when
comparing the lattice-based approach with the cyclic approach, the hyperplane-
based solutions are general enough to achieve full parallelization in the memory
accesses for the very regular benchmarks considered. The most important advan-
tage of the lattice-based method over hyperplanes is related to the area overhead,
as the bank switching eect occurs more frequently when only hyperplanes are
used.
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Figure 3.5 depicts latency and area obtained for the 2D-Image Resizing Kernel
using the three techniques. As can be noticed, lattices and hyperplanes are com-
parable in latency but the area advantage increases with the number of banks up
to more than 2 times.
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Figure 3.5: Comparison of the three techniques. The area is reported by solid
bars, the latency by white lled bars.
3.5 Remarks and conclusions
In this chapter we have recognized the main relationship existing between memory
partitioning and area overhead. Bank switching has been identied as the main
cause of eciency decrease, and for this reason, we have proposed a mathematical
formalization and an approach for reducing it based on loop unrolling. In the
light of the experimental results two general and non-intuitive conclusions can be
drawn.
 In the presence of partitioning, a more aggressive unrolling does not directly
turn into larger area, but instead depends on how partitioning is done. The
reason is that the steering logic may outpace the area increase caused by
unrolling.
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 A lattice-based partitioning leads to a more ecient synthesis compared to
the hyperplane-based one. This is due to fact that the former is more gen-
eral and includes the solutions proposed by the latter; an hyperplane based
approach may exclude the solutions having the highest spatial regularity
aecting area badly.
As a last point, regarding the usage of loop unrolling to improve the synthesis it is
important to notice that we have not taken into account loop carried and dataow
dependencies, which may hurt the unrolling eectiveness. Those dependencies are
inherent in the algorithm implementation rather than its synthesis and, although
loop unrolling always decreases bank switching, it can hurt eciency in presence
of data dependencies since some allocated resources might not be used in parallel.
However, notice that:
 If there are dependencies in an unrolled loop such that computation cannot
take place in parallel, current advanced HLS tools are generally able to detect
such situation and not allocate more resources than strictly necessary;
 Restricting the interest to loops with uniform dependencies, we can always
extract n   1 level of parallelism in a loop hierarchy made of n loops [59].
In other words, transforming the loop nest (possibly automatically [29, 60])
we can unroll all the loops, apart from one (e.g. the outermost, in the case
we have parallelized the inner loops of the hierarchy) avoiding building an
underutilized datapath.
 Even if there are data ow dependencies among operators and HLS allocates
more resources than necessary, the loss in eciency, if any, with respect to the
non-unrolled case is limited by the fact that HLS tools can still take advan-
tage of an unrolled code by exploiting the parallelism of accessory operations
(e.g. arithmetic operations for the generation of addresses). Therefore, over-
all, unrolling is likely to increase eciency because of the benet in terms of
avoided bank switching.
Although the above arguments, introducing loop carried dependencies in the for-
malization is an evident opportunity of improvement that is not going to be missed
in future developments.
Chapter 4
Interconnecting memory banks
and processing elements
4.1 Introduction
As seen previously, the memory architecture is of paramount importance for per-
formance and area of synthesized circuits. In chapter 3 the implications of the par-
titioning choices on area have been analyzed; dierent solutions lead to dierent
steering circuitry, in that they aect how computing elements are interconnected
to memories. However, there was an implicit assumption behind the approach: if
a computing resource eventually needs data from a memory bank it is directly con-
nected to it by means of multiplexers. As a consequence, this generates an actual
partial crossbar as communication infrastructure. In this chapter that assump-
tion is removed and a novel approach for targeting the interconnect architecture
to the application requirements is proposed. Partial crossbars are only a single
point in a much bigger design space that is constrained, as usual, by available
area, required performance and energy consumption. Dierently from previous
chapters, the discussion is more system-level oriented; processing elements are not
limited to simple components anymore, such as adders or multipliers inferred by
an high-level synthesizer but can be of any type; for example, they can be gen-
eral purpose processors or specialized accelerators. However, the orientation of
the approach remains the same, it targets performance optimization and analyzes
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area impact as side eect trying to limit it. In the dedicated experimental section,
the advantages of the proposed methodology over trivial choices, such as crossbars
and shared buses, as well as other existing approaches, are shown using many
benchmarks having dierent trac proles.
4.2 The importance of interconnects and concur-
rency
The choice of the underlying topology, depending on specic application require-
ments, is critical because it aects the entire inter-component data trac and im-
pacts the overall system performance and cost [61]. Not surprisingly, the industry
and the academia are continuously introducing new architectures and components
dictating the evolution of on-chip communication. First-generation on-chip inter-
connects consist of conventional bus and crossbar structures. Buses are mostly
wires that interconnect IP cores by means of a centralized arbiter. Examples are
AMBA AHB/APB [4] and CoreConnect from IBM (PLB/OPB) [5]. However, the
growing demand for high-bandwidth interconnects has led to an increasing inter-
est in multi-layered structures, namely crossbars, such as ARM AMBA AXI [6]
and STBus [7]. A crossbar is a communication architecture with multiple buses
operating in parallel. A crossbar can be full or partial depending on the required
connectivity between masters and slaves. Slaves are quite often memories, or mem-
ory banks as seen in previous chapters. Crossbars can provide lower latency and
higher bandwidth, although this benet usually comes at non-negligible area costs
compared to shared buses. Buses and crossbars are tightly-coupled solutions, in
that they require all IP cores to have exactly the same interfaces, both logically
and in physical design parameters [8]. Networks on Chip (NoCs) [9] enable higher
levels of scalability by supporting loosely coupled solutions. NoCs are particularly
well-suited when targeting reusability, maintainability, and testability as the main
design objectives, while bridged buses/crossbar architectures ensure low-power,
high-performance, and predictable interconnects.
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Due to the large spectrum of choices for the denition of the on-chip interconnect,
including the selection of the appropriate components and topology, determin-
ing the solutions that best suit given applications requirements is a non-trivial
task [61], especially when targeting embedded many-core systems. The intercon-
nect topology should be designed so as to provide a high aggregate bandwidth by
allowing many separate communication tasks to operate concurrently. In order to
achieve this goal, taking advantage of spatial locality, i.e. placing the blocks that
communicate more frequently closer to each other, is critical [62]. In particular,
the communicating elements can be grouped in local domains that, depending on
their internal architecture, may allow dierent communication interactions to take
place concurrently.
In this scenario, we can recognize three dierent levels of parallelism:
 Global parallelism: communication in dierent local domains can take place
concurrently.
 Local parallelism or intra-domain parallelism: local domains may be imple-
mented by inherently concurrent architectures (i.e. crossbars).
 Inter-domain parallelism: multiple parallel paths among dierent local do-
mains are allowed.
Figure 4.1 exemplies these three forms of communication parallelism. The three
levels of parallelism can potentially enable lower-cost, lower-latency concurrent
interconnects that scale well with the system size.
On the other hand, taking into account dependency constraints between com-
munication tasks is essential to understanding the actual communication timing
and properly dimensioning the interconnect [63]. Based on this observation, this
chapter proposes a complete methodology supporting joint interconnect synthesis
and communication scheduling based on communication task dependencies. The
resulting architecture improves the level of communication parallelism that can
be exploited, while keeping area requirements low, as proven by some case-studies
presented later.
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Figure 4.1: An example of topology exhibiting three levels of parallelism ("M"
: master, "S" : slave, "B" : bridge.): Global parallelism (red), Intra-domain
parallelism (green), and Inter-domain parallelism (blue).
4.3 Problem denition
4.3.1 Denitions
An application-specic on-chip network topology synthesis and communication
scheduling method is proposed. It takes as input the information on the commu-
nication tasks and their dependency relationships, and generates the specication
of an on-chip interconnect along with the communication task schedule. In the
following we give some useful denitions as well as a simple example.
Figure 4.2: A few examples ("M" : master, "S" : slave, "B" : bridge.) (a) A
Task List (TL). (b) A Dependency Graph (DG). (c) A Communication Schedule
(CS). (d) A Synthesizable Topology (ST).
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Denition 4.1. A Task List (TL) is a list, made up of ntask communication tasks,
indexed by a unique taskID where each entry ti contains the master and the slave
involved in the communication and a cost ci (i.e. the data trac) in terms of
number of bytes to be transferred.
The communication trac between a master and a slave is made up of communi-
cation tasks which are non-preemptive atomic entities with an arbitrary load, i.e.
the amount of transmitted bytes, transferred in a burst mode. Notice that two
dierent tasks can have the same master/slave pair. This allows modeling any
trac pattern. Figure 4.2.a contains a TL with ve tasks where, for each task,
the master/slave pair and the amount of trac they exchange are specied.
Denition 4.2. A Dependency Graph (DG) is a Directed Acyclic Graph (DAG)
in which the vertex set V = fvi : i = 0; 1; :::; ntask   1g is in one-to-one correspon-
dence with the set of communication tasks and the edge set E = f(vi; vj) : i; j =
0; 1; :::; ntask 1g represents dependency relationships between the above tasks. An
edge connects one vertex to another, such that there is no way to start at some
vertex vi and follow a sequence of edges that eventually loops back to vi again.
As a result, it gives rise to a partial order relationship  on its vertices, where
the relationship vi  vj occurs exactly when there exists a directed path from
vi to vj. It describes a set of parallel communication tasks (the vertices) having
some inter-task precedence relationships, i.e. dependency constraints. Unlike the
classical scheduling problems, the inputs and outputs of a node do not convey
data, but they only express communication dependency constraints. The com-
munication represented by a node can start as soon as all its parent nodes have
nished. A node with no parents is called source, while a node with no children is
called sink. The weight of a node is called the communication cost (i.e. the data
trac of a node vi in terms of amount of bytes to be transferred) and is denoted
by c(vi), while the weight on an edge is called the computation cost of the edge
and is denoted by w(vi; vj). This cost represents the delay, due to computation,
that might take place between two consecutive communication tasks. Notice that
c(vi) = ci 8i : vi 2 V .
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As an example, consider the DG in gure 4.2.b. It expresses the existing depen-
dency relationships between the tasks present in the TL in gure 4.2.a. In this
case, there are dependency constraints between t0 and t1 and between t2 and t3.
Denition 4.3. A Communication Schedule (CS) is dened as a vector indexed
by a task identier containing in each entry si the start time of communication
task ti in clock cycles. The latency of the CS is the number of cycles to execute
the entire schedule, or equivalently, the dierence in start time of the sink and
source vertices. If two or more sources/sinks are available, the source/sink with
the smallest/biggest start time is used. Since a feasible solution must satisfy data
dependency constraints, the start time of a communication task is at least as large
as the start time of each of its predecessors plus their execution delay di. An
execution delay is an integer representing the amount of clock cycles required to
execute a communication task in a given architecture. Therefore a schedule must
satisfy the following relations:
si  sj + dj 8i; j : (vj; vi) 2 E (4.1)
It is of course desirable to nd the minimum latency schedule that can be run on
a physical topology under given area constraints.
In gure 4.2.c, a possible scheduling solution is depicted. It is the as-soon-as-
possible (ASAP) schedule for the given DG and TL. Notice that although t3 and
t4 do not have any data dependency, their execution is serialized due to a slave
incompatibility: two dierent tasks cannot simultaneously access the same slave.
Similarly, accessing simultaneously the same bridge in a multi-hop communication
would lead to a task incompatibility.
Denition 4.4. A Synthesizable Topology (ST) is made up of local domains inter-
connected by means of bridges. A local domain can be either a bus or a crossbar
where some masters and slaves are involved in communication tasks. Communi-
cation on a global scale between dierent local domains can be done via a proper
conguration of bridge address ranges. The number of bridges crossed by a com-
munication task ti is called hop count and is denoted by hi. Formally, a Synthe-
sizable Topology is dened as a triplet (C;O; I). C is the set of clusters that is in
one-to-one correspondence with the set of local domains. O is the set of directed
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edges between two clusters which physically correspond to a unidirectional bridge
decoupling the local domains, which makes the inter-cluster trac possible. I is
the implementation function specifying the local domain architecture. Given an
element c 2 C which contains n masters and m slaves, I(c) can be equal to either
an nm bus or a lk crossbar, with 2  l  n and 2  k  m where l and k are
the number of master and slave ports. In the crossbar case, the output will include
a connection matrix (call it Z) that fully species the connections between every
master port and every slave port, possibly dening sparse crossbars. Obviously,
the values of l and k directly impact the resulting area requirements. An ST must
meet the area constraints and must allow the concurrent executions identied in
the scheduling solution.
Figure 4.2.d depicts the synthesizable topology made of two clusters (C0 and C1)
and one bridge allowing task t1 to be performed. C0 is implemented as a shared bus
and C1 as a crossbar. This topology exhibits the required parallelism to run the
above schedule. This is obtained by taking advantage of both global parallelism,
because there are two clusters running concurrently, and local parallelism, because
cluster C1 is implemented as a 2 2 crossbar.
It is important to emphasize that the two sets C, O and the implementation
function I of a ST are each responsible for a dierent level of parallelism. The C
set denes the number of clusters and the distribution of the masters and slaves
between them. Since the communication in each local domain is concurrent, the
global-parallelism depends on the denition of the C set. The O set contains
the number and the position of the bridges and consequently its conguration
aects the inter-domain parallelism. Last, function I returns the architectural
implementation, i.e. a bus or a crossbar, of each domain and hence the number of
local concurrent channels, i.e. the degree of local or intra-domain parallelism.
4.3.2 Objectives
The interconnect synthesis problem is stated as follows. Given
 a communication Task List (TL) containing, for each task, the master and
the slave involved and the amount of bytes to be transferred;
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 a Dependency Graph (DG) describing the possible inter-task precedence
relationships, i.e. data dependency constraints;
 area constraints;
nd:
 a Synthesizable Topology (ST) specication based on a heterogeneous bus/cross-
bar architecture minimizing the target cost function;
 a minimum-latency communication task schedule (CS) compatible with the
identied architecture.
The problem of communication scheduling and synthesizable topology denition
are deeply interrelated. The schedule identies the precise start time of each com-
munication task. The start times must satisfy the DG dependencies, which limits
the amount of parallelism of the communication, because any pair of communi-
cation tasks involved in a direct dependency, or a chain of dependencies, may
not execute concurrently. Determining the concurrency of the topology imple-
mentation, scheduling aects the resulting performance and cost. Similarly, the
maximum number of concurrent communication tasks at any step of the schedule
is bounded by the interconnection topology. The nal architecture must be able
of handling the parallelism oered by a certain schedule.
The cost of the interconnect in terms of area can be upper bounded to satisfy
some design requirements. When resource constraints are imposed, the number
of concurrent communication tasks whose execution can overlap in time is limited
by the parallelism of the topology. Tight bounds on the interconnect area cause
serialized communication. As a limiting case, a scheduled sequencing graph may be
such that all communication tasks are executed in a linear sequence. This is indeed
the case when only a single bus is available to execute all communication tasks.
On the contrary, the unconstrained solution is a crossbar with a suitable number
of connections enabling the maximum number of concurrent communication tasks
according to DG dependencies. Area/latency trade-o points can be derived as the
solutions to dierent constrained scheduling problems. The methodology jointly
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considers them to derive a heterogeneous interconnection topology satisfying both
area and dependency constraints.
4.3.3 Assumptions
Following are the main assumptions we made for the interconnection design prob-
lem:
 First, we target a memory mapped communication scenario where the mem-
ory blocks and I/O devices are mapped to slave nodes while the initiators,
such as CPUs and DMAs, are mapped to master nodes sharing the same
address space in the system. IP cores that have both roles, i.e. initiator and
target, are mapped to both a master node and a slave node, handled like the
other nodes.
 All the interconnect channels use the same protocol and channel width.
 The routing is deterministic and dened by statically setting bridge ad-
dresses.
 We neglect the overhead due to bus contention when computing latencies.
 A pre-characterized library of crossbars and buses is ready for various cong-
urations (e.g., dierent numbers of masters and slaves). We built an accurate
area cost model, obtained through interpolation of extensive area character-
izations using RTL synthesis. We will explain the proposed method and
show the experimental results for AXI-based interconnects. However, the
proposed method can also be applied to crossbar-based interconnects imple-
menting other protocols.
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Figure 4.3: Proposed interconnect synthesis ow
4.4 Proposed methodology
4.4.1 Overview of the proposed method
This section presents a novel approach to automatically build highly parallel inter-
connection structures, minimizing the communication overhead and maximizing
the degree of parallelism that can be achieved by concurrent communication inter-
actions. The approach also deals with dependency constraints expressed using the
DG. The proposed topology synthesis ow, shown in gure 4.3, consists of three
phases:
1. Communication elements clustering
2. Inter-cluster topology denition
3. Scheduling and intra-cluster topology denition
The global parallelism is made possible by dening local domains, i.e. subsets of
nodes in the interconnect that can directly communicate with each other, indepen-
dent of other domains where dierent communication interactions can take place
concurrently. Local domains are implemented as either crossbars or buses. Cross-
bars also enable local parallelism, i.e. concurrent communication among nodes
within the same domain.
The rst step performed (Phase 1) is the clustering of communicating elements in
local domains. The capability of exploiting spatial locality in the communication
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patterns is here key, as we attempt to place the nodes that communicate more
frequently closer to each other, minimizing the trac between communicating
elements and matching the localized trac patterns induced by a given application.
In Phase 2 the clusters are connected in order to make all inter-cluster commu-
nications feasible by means of bridges. By properly setting the mapping of the
address spaces in each bridge, furthermore, multiple physical paths between dif-
ferent domains can be realized. Multiple paths introduce exibility in the network
topology, as they create a further opportunity for balancing the load across the
interconnect, as well as concurrency in inter-cluster communication (inter-cluster
parallelism).
Finally, we need to gure out how single clusters will be implemented (Phase 3).
This step is performed jointly with the communication scheduling: an iterative
procedure nds an optimal communication tasks schedule (in terms of latency)
and a global topology containing enough resources to execute the found schedule.
The identication of the nal implementation for the local domains is driven by
the area constraints. The chosen implementation must ensure a degree of intra-
cluster parallelism compatible with the identied schedule. The denition of an
eective method generating the intra-cluster architecture given a global scheduling
solution is essential.
Notice that these three steps are each responsible for the two sets C and O and for
the implementation function I, and, hence, for a dierent level of parallelism. No-
tice that the above approach targets a single application. In case dierent applica-
tions are anticipated to share the same interconnect architecture, the methodology
can still be adopted by identifying a clustering that averages the characteristics of
all applications, similar to cluster ensemble techniques [64]. The three main steps
covered by the methodology are explained in the following sections.
4.4.2 Communication elements clustering
As shown in gure 4.3, Phase 1, clustering is one of the main steps involved in
the interconnect architecture denition. In fact, the quality of clustering heavily
aects the degree of communication parallelism the nal interconnect can exploit.
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Each cluster corresponds to a local domain made up of some masters and some
slaves connected by a local communication architecture. Clustering takes place in
two separate substeps. First, slaves are clustered in order to form local domains.
Then, masters are assigned to local domains according to the trac prole. In the
following the two substeps are described.
4.4.2.1 Hierarchical slave clustering
This sub-step takes as input the TL and provides as output a part of the C
set of the Synthesizable Topology that will be taken as input by the following
sub-step in order to determine the remaining elements. Therefore, the clustering
determines how many local domains will be present and which slaves belong to
which domains. Notice that the clustering step xes the number of clusters in C
and determines the partitioning of the slave nodes, while the allocation of master
nodes is not constrained at this step. Since an agglomerative hierarchical clustering
is performed, the number of merging steps is essential to the architecture denition
for both the area eciency and the global communication overhead. The more
clustering steps are performed, the fewer clusters are created at the expense of
area occupation. This phase moves the degree of parallelism from global to local
parallelism. To cope with this problem, slaves are represented in an Euclidean n-
dimensional space. For each slave h, we build an array containing nmaster elements,
where each element m represents the fraction of the total trac from/to the slave
h involving masterm. Then, in order to decide which clusters should be combined,
the Euclidean distance is used as a measure of dissimilarity between slaves. It can
be simply proven that d(h; k)  pnmaster 8h; k, where d(h; k) is the Euclidean
distance between slave h and k.
Hence, the clustering algorithm can proceed by merging clusters until we meet a
stop condition depending on the worst-case area occupation (computed assuming
all possible bridges between clusters and full matrices for intra-cluster communi-
cations). Without area constraints, the clustering iterations will lead to a single
crossbar, which is consistent with the goals because a single large crossbar guar-
antees the lowest possible communication overhead. With increasingly stringent
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area constraints, on the other hand, we will have a growing number of smaller
clusters.
Figure 4.4 shows an example of the clustering algorithm applied to benchmark
APPIV (see section 4.5 for the details) where, due to the imposed area constraints,
the maximum possible value of inter-cluster Euclidean distance is 0:75, giving an
outcome of four clusters.
Figure 4.4: An example of slave clustering. Slave nodes are on the x-axis,
while the Euclidean Distance is on the y-axis.
4.4.2.2 Master assignment to slave clusters
The aim of the second step is to ll the clusters in the C set of the Synthesizable
Topology by assigning each master to a unique cluster. We relied on a heuristic
improving the communication parallelism and reducing the area overhead enabled
by the interconnect topology. The heuristic simply assigns the masters to the clus-
ters with which they exchange most data in order to keep as much communication
as possible within single clusters (intra-cluster communication) and to minimize
the communication through bridges. In order to perform this assignment, we need
to consider the aggregate trac that each master exchanges with the slaves inside
all clusters. At the end of this phase, all masters and slaves are divided in local
domains whose internal and external topologies are still to be dened.
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4.4.3 Inter-cluster topology denition
As already mentioned, both inter-cluster (i.e. the O set of the ST) and intra-
cluster topologies (i.e. the I function of the ST) need to be dened. The aim of
this phase is to determine the global inter-cluster architecture: the O set denes
the actual links between the clusters (from an implementation viewpoint, it deter-
mines the number and the positions of the bridges between crossbars and buses).
The intuition behind the proposed algorithm is that, in order to have low-latency
communication, we have to maximize intra-cluster communication while keeping
inter-cluster communication as low as possible satisfying given area constraints.
Hence, we resort to an approach that is biased towards optimizing the I function
more than the O set. As shown in gure 4.3, this is achieved in two steps.
1) Populate the O set, making all inter-cluster communications feasible.
2) Dene bridge addresses by solving a path balancing problem.
For step 1), we solve an optimum branching problem taking as nodes the C set.
We rely on a well-known algorithm (i.e. Edmonds' algorithm [65]). The important
clue is that we set the weights on the arcs to the inverse of the communication
requirements between clusters. In other words, we prioritize arcs having higher
communication requirements.
Concerning step 2), we resort to the approach in [66] that is capable of solving
a path balancing problem with a complexity of O(n log n). This approach al-
lows us to congure bridge addresses in a balanced way without overloading a
reduced number of links. Furthermore, this possibly enables the use of parallel
communication paths between masters and slaves in dierent clusters, enabling
the exploitation of inter-cluster parallelism. Figure 4.5 exemplies the benets of
inter-cluster parallelism. Figure 4.5.a shows some communication requirements of
an example application, while gure 4.5.c depicts the derived topology. Depending
on the bridge address ranges, two dierent paths can be used between clusters 0
and 2. For instance, the communication between M00 and S20 can go through
B02 and the communication between M01 and S21 can follow a multi-hop path
through B01 and B12. Figure 4.5.b and gure 4.5.d contain two possible schedules
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obtained, respectively, without and with exploiting multipaths. Bridge congu-
rations enabling parallel communication lead here to an improvement in terms of
communication overhead roughly equal to 33%.
Figure 4.5: The eect of considering multiple paths. ("M" : master, "S"
: slave, "B" : bridge.) (a) Some communication requirements of an example
application. (b) Schedule with no multiple paths. (c) The communication
architecture implementation. (d) Schedule with multiple paths.
4.4.4 Scheduling and intra-cluster topology denition
This section presents the approach to the concurrent denition of the intra-cluster
architecture and the scheduling solution. This is the most complex phase of the
methodology since it concurrently involves the design of the intra-cluster intercon-
nections and the communication scheduling. The whole procedure, consisting of
several steps, is depicted in gure 4.3, Phase 3.
At the beginning, the DG is xed in order to take into account and preemptively
solve any potential structural conict due to slave and bridge accesses. This is
because the original DG, taken as input by the methodology, only expresses de-
pendency relationships. The resulting DG will comply with the following rule:
all tasks using the same slave or bridge must be connected by a single path. This
means that there will be a partial order relation for slave and bridge accesses. This
is achieved by prioritizing tasks that, in an ASAP schedule, start rst. This must
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be computed only once by the methodology and is represented by the rst step.
In addition, in this step the execution delay di of each communication task ti is
derived in order to solve equations (4.1). Notice that di does not only depend on
the cost of the task but also on the interconnect topology: inter-cluster commu-
nications require additional clock cycles due to bridge crossing. These values are
strictly dependent on the technology and can be computed only after the denition
of the global topology.
After xing the DG, the second step computes the ASAP and ALAP schedules
and the mobility values. Then, the iterative phase takes place. First, a temporal
bound, subsequently relaxed at each iteration of the outer loop, is xed (third
step). Since we are optimizing the global execution time, we start with the mini-
mum temporal bound, i.e. the latency of the ASAP schedule. In fact, the ASAP
schedule nds the optimum execution time in an unconstrained problem [67]. At
each iteration of the inner loop we calculate the optimal schedule, in terms of
area occupied by an interconnection architecture able to run that communication
schedule, under that temporal bound (fourth, fth, and sixth steps). The temporal
bound is relaxed until a solution, satisfying the area constraints, is found. A key
decision here is how much the temporal bound should be relaxed. These steps rely
on an algorithm to nd the synthesizable architecture with the minimum degree
of parallelism allowing a certain schedule to be run (fth step). Then, the cost of
the whole architecture is quantied by using a suitable area model. The last step
checks if the area of the architecture found meets the given constraints. If this
is not the case, we go back to the third step where, in addition to relaxing the
temporal bound, the mobility values are recomputed accordingly. In the following,
several essential aspects related to the above ow are described in more detail.
4.4.4.1 Relaxing the temporal bound
The granularity of the temporal bound, relaxed at each repetition of the third
step above, is critical to guaranteeing a comprehensive exploration of the available
design choices. Of course, relaxing the bound by a single clock cycle at each step
would be infeasible. We chose to relax the bound by the minimum time allowing
a task to eliminate at least one overlap in the schedule. The intuition behind this
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choice is that less overlapping leads to less concurrency, and hence the architecture
will take less area. As an example, in gure 4.6 the temporal bound is relaxed by
two time units. Had the temporal bound been shifted by only one time unit, task
t1 would have still overlapped with task t2.
Figure 4.6: Example of temporal bound relaxing
4.4.4.2 Scheduling algorithms
The scheduling algorithm is responsible for determining a schedule compatible
with the lowest-area synthesizable topology satisfying a given temporal bound and
all the constraints expressed by the modied DG (including slaves and bridges
conicts). Table 4.1 summarizes the characteristics of the dierent scheduling
algorithms evaluated.
Table 4.1: Scheduling Algorithms
Name Abbreviation Solution Type
Genetic Algorithm GA Approx Evolutionary
Priority-based List Scheduling PBLS PBLS Approx Approx
Randomized Priority-based List Scheduling R-PBLS Approx Approx
Random search Rand Approx Random
Exhaustive Exploration EX Exact Exhaustive
Smart-Exhaustive Exploration Smart-EX Exact Exhaustive
4.4.4.3 Genetic algorithm (GA)
The scheduling problem can be solved by general iterative methods, like genetic
algorithms [68] that starts from a random initial population and then mutate and
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combine individuals in an iterative fashion. For implementing a scheduling al-
gorithm relying on a genetic approach, we used the Opt4J Java-based modular
framework [69]. In order to obtain only acceptable solutions at each step, we
created a new genotype to encode the solutions. The scheduling genotype is a
class containing a vector corresponding to the scheduling vector itself, indexed
by the task identier and containing in each entry the starting clock cycle of
the corresponding task. The phenotype is simply the scheduling vector contained
in the corresponding genotype. The evaluator of the phenotype is described in
the subsequent paragraph and is the same for all other algorithms. The tness
function returns the minimum area required by a communication architecture ex-
hibiting enough parallelism to run the identied scheduling. Due to the custom
implementation of a personalized genotype, phenotype, and evaluator, a custom
optimizator operator was also implemented to drive the generation of the new pop-
ulation. The initial population is generated starting with the ASAP solution by
moving a random number of tasks by a random quantity not larger than the mo-
bility. This guarantees a good diversity at the chromosome level with a relatively
small population size. During the movements, all data and structural dependency
relationships must be preserved. When generating the new population, we do
not perform crossover but we only rely on mutation. Specically, we substitute
the worst L elements with L new individuals mutating the remaining ones with
probability p. Mutation takes place in the same way as random generation but
starting from the parent's schedule and not from the ASAP schedule. After the
last iteration, the best individual is chosen. L, p, the initial population size, and
the number of iterations are congurable.
4.4.4.4 Priority-based list scheduling
Our implementation of the priority-based list approach (PBLS) tries, at each step,
to make the best move as possible within a list of admitted moves, i.e. the moves
satisfying the data-dependency constraints. The list is ordered according to the
area cost incurred by the topologies associated with any potential move. The
procedure to derive a topology, given a schedule, is explained in section 4.4.4.7.
Its behavior is radically dierent than the genetic approach. It does not admit
uphill moves (causing a temporary cost increase), hence the probability of sticking
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at a local minimum solution tends to be high. The starting point must be a
valid solution. At each step, the algorithm evaluates all neighboring solutions
by analyzing what happens by moving each task by the minimum quantity to
eliminate an overlap. The list is comprised of all neighboring solutions, then sorted
according to the benets achieved by taking that move. Only the best solution is
chosen. When, at a certain step, there are no moves improving the solution, the
algorithm takes randomly one of the possible moves leading to an equivalent cost
solution and goes on. The number of consecutive random moves is bounded by
a value congurable by the user. This value must be accurately tuned, keeping
in mind that the solution space may be very smooth and have several equivalent
neighboring solutions. When this condition persists, the identied solution is likely
to be a local minimum. The search process exits when the maximum number of
iterations is reached or when there are only uphill moves available. The algorithm
does not perform well, in general, when the design space is irregular. Since it does
not admit uphill moves, this approach is likely to yield the optimal solution only
if we can take an initial scheduling that is already quite close to the optimum,
otherwise it gets stuck at a local minimum (a point not having better neighboring
solutions).
4.4.4.5 Randomized priority-based list scheduling
This is, essentially an optimized version of the previous algorithm that tries to
avoid getting stuck at a local minimum. This algorithm tries to explore a certain
number of regions of attraction according to how many iterations are performed.
The algorithm is very similar to its conventional counterpart, but when it arrives
to a local minimum (a point not having better neighboring solutions) it records
the solution and generates another random starting point in the hope of falling
in a dierent region of attraction. The procedure exits as soon as a maximum
number of iterations (or a maximum number of local minima) is found.
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4.4.4.6 Random search, exhaustive exploration, and smart-exhaustive
exploration
In order to extend the comparisons, some general problem-solving techniques were
implemented: a random search and two dierent exhaustive search approaches.
The Smart-Exhaustive exploration is an optimized version of the standard exhaus-
tive approach. The optimization consists in relying on an adaptive granularity
when moving tasks. Specically, the quantity by which a task must be moved is
automatically computed in order to eliminate at least an overlapping in the current
schedule conguration. Obviously, whenever a task is moved, all tasks dependent
on it must be moved as well to preserve dependency and structural constraints.
Albeit this optimization largely reduces complexity, exhaustive approaches are still
too complex and can only be used for small-sized problems.
4.4.4.7 Evaluation of scheduling solutions
All the evaluated algorithms rely on a procedure to evaluate a communication task
schedule. In that respect, we need to nd the lowest cost architecture that ex-
hibits enough parallelism to accommodate the identied scheduling. This process
is responsible for the quality of the local parallelism. Concerning the derivation of
valid intra-cluster topologies, we rely on compatibility graphs [67]. Compatibility
graphs are usually adopted in binding problems, to gure out whether two sched-
uled operations can share a hardware resource. In the methodology, compatibility
graphs are used to determine the number of master and slave ports needed by
local interconnects.
Denition 4.5. Given a Communication Scheduling, two tasks ti and tj are com-
patible if and only if they do not overlap in time.
Denition 4.6. Two masters (slaves), including bridge master (slave) ports, are
compatible if and only if all the tasks in which they are involved are compatible
and they belong to the same cluster.
From the denitions given above, the construction of compatibility graphs for
communication tasks and then for masters and slaves is straightforward. First,
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Figure 4.7: Deriving a topology from a given schedule. (a) Compatibility
graphs for the schedule in gure 4.2. (b) An enhanced schedule, with less
concurrency, for the same application. (c) Its compatibility graphs. (d) The
derived topology.
a communication task compatibility graph CGt(V;Et) is built. The vertex set
V = fvi : i = 0; 1; :::; ntask   1g is in one-to-one correspondence with the set of
communication tasks, while the edge set Et = f(vi; vj) : i; j = 0; 1; :::; ntask   1g
denotes compatibility between the above tasks: if two tasks do not overlap, then
an arc between their two vertices is placed. Then, a master CGm(Vm; Em) and a
slave CGs(Vs; Es) compatibility graph are built. The vertex sets Vm = fvi : i =
0; 1; :::; nmaster 1g and Vs = fvi : i = 0; 1; :::; nslave 1g are in one-to-one correspon-
dence with the set of masters and slaves, while the edge sets Emaster = f(vi; vj) :
i; j = 0; 1; :::; nmaster   1g and Eslave = f(vi; vj) : i; j = 0; 1; :::; nslave   1g denote
compatibility between the masters and slaves. In order to build the master (slave)
compatibility graph, we start from a completely connected graph and we delete
arcs progressively as follows. For each pair of non-compatible tasks, we delete
the arc between the corresponding master (slave) vertices. Starting from those
compatibility graphs, for each connected component we solve a clique-partitioning
problem [70] that identies the minimum number of cliques1. Then, we assign a
master (slave) port to each clique in its cluster. If for a cluster a single clique
is identied, both in the master and the slave compatibility graphs, then a single
shared bus is enough because all tasks are compatible, hence sequential. Otherwise
1In graph theory, a clique in an undirected graph is a subset of its vertices such that every
two vertices in the subset are connected by an edge [71].
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a crossbar is necessary. If there are no clique in a cluster, then a full crossbar will
be used, otherwise the number of concurrent channels will be dependent on the
number of cliques. Figure 4.7 shows the dierences between compatibility graphs
for two distinct schedules. Figure 4.7.a depicts the compatibility graphs for the
schedule in gure 4.2.c. MastersM1 andM2 and slaves S1 and S2 are incompatible
with each other. The derived topology, consisting of a crossbar for the cluster C1
and a shared bus for C0, is shown in gure 4.2.d. Notice that masters M2 and
B01 are compatible and, hence, they share the same crossbar port. Figure 4.7.b
shows a dierent schedule that removes the above incompatibility (gure 4.7.c).
The solution of the clique-partitioning problem is highlighted by the circles. This
leads to a less parallel and less expensive architecture, shown in gure 4.7.d.
4.5 Experiments and case studies
4.5.1 Experimental setup
For the experiments, we used a prototyping FPGA board, namely a ZedBoard
by Avnet Design Services for the Xilinx Zynq
TM
-7000 [72]. The communication
architecture synthesis ow uses the Xilinx AXI components compliant with the
AMBA R AXI version 4 specication from ARM. The components we used for
generating the system architecture include:
 Xilinx LogiCORE IP AXI Interconnect (v1.06.a)
 Custom AXI to AXI bridge
 Xilinx LogiCORE IP AXI to AXI Connector (v1.00.a)
The Xilinx AXI Interconnect may be congured as a bus or a crossbar. All data
channels have the same bus width of 32 bits. Albeit the number of total crossbars,
buses, and bridges provides an indication of the cost of the overall Synthesizable
Topology, in order to target physical devices, such as FPGAs, we need a measure
related to the technology. Synthesized FPGA designs are normally evaluated in
terms of Look-Up Tables (LUTs) and Flip-Flops (FFs). Interconnect components,
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in particular, are usually dominated by the number of LUTs. Hence, to explore
the design space eciently, we need a technique to estimate how many LUTs are
taken by a topology (without resorting to an actual synthesis). This measure
clearly depends on the technology, because the internal architectures of FPGA
chips can vary considerably from one family to the other.
We built accurate analytical models for the evaluation of the area cost, the latency,
and the power consumption, obtained by interpolating extensive RTL synthesis
results. The area model of the AXI Interconnect was obtained by synthesizing
the AXI Interconnect IP core for a subset of all the possible congurations with
1 to 16 master ports and 1 to 16 slave ports with a step of 3, a data bus width
of 32 bits, and the two available address bus modes (shared bus or SAMD2) using
the Xilinx PlanAhead Design Tool. From the data collected, we extrapolated the
following equations, valid for the Zynq-7000 family [72], used to calculate the area
information of any interconnects with 1 to 16 master ports or 1 to 16 slave ports
(16 masters/slaves is the maximum value supported by AXI Interconnect IP core).
Acrossbar nm = 101n+ 60nm+ 42m+ 874 (4.2)
Abus nm = 80n+ 18:75m+ 95:5 (4.3)
We considered burst-based transactions with only the start address issued and the
payload transferred in a single burst that can comprise multiple beats3 Concerning
the bandwidth estimation, we considered the bandwidth of a channel as the max-
imum rate at which a master can receive/send (r/w) data from/to a slave. Due to
the burst-based communication, we considered that address arbitration does not
impact that rate4. To compute the execution delay di of each communication task
ti , we used the following equation:
di = (
52 + 10hi
64
)  ci (4.4)
2Shared Address buses and Multiple Data buses: in most systems, the address channel band-
width requirement is signicantly less than the data channel bandwidth requirement. Such
systems can achieve a good balance between system performance and interconnect complexity
by using a shared address bus with multiple data buses to enable parallel data transfer [6]
3A beat is an individual data transfer within an AXI burst [6].
4Arbitration latencies typically do not impact data throughput when transactions average at
least three data beats [73]
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where hi and ci are, respectively, the hop count and the computation cost, dened
in section 4.3.1. Intra-cluster communication tasks require 52 clock cycles every
64 bytes of data sent: 4 clock cycles for the initial access latency due to the
phases of arbitration and handshaking on the address channels, and 3 clock cycles
for each transfer of a single beat on the data channel. In case of inter-cluster
communication 10 additional clock cycles are required for each traversed bridge.
Obviously, these numbers are dependent both on the architecture and the used IP
cores. Concerning the static power consumption, we considered the power from
transistor leakage on all connected voltage rails and the circuits required for the
FPGA to operate normally. Obviously this power is independent of the user design
and, consequently, is aected only by voltage and temperature. Unlike static
power, dynamic power is the power of the user design, i.e. it depends on the input
data pattern and the design internal activity. We calculated this power by means
of simulation results based on the average switching rate of every signal in the
interconnect. Concerning the software framework, including the implementation
of all the above scheduling algorithms, the optimization tool is implemented in
Java 7. For the genetic algorithm we rely on the modular framework Opt4J [69].
4.5.2 Overview of the experiments
In order to validate the clustering choices and the cost of the corresponding com-
munication architecture, and to demonstrate the impact of scheduling on the re-
sulting topology, we tested the presented method for six synthetic benchmarks as
well as a real-world application. The benchmarks were obtained using the TGFF
package [74], removing possible concurrent tasks with the same master, while the
application is a Canny edge detection algorithm [75] whose TL and DG are taken
from [76]. Their characteristics are summarized in Table 4.2. The number of tasks
in the experiments ranges from 13 to 88, while the number of masters and slaves
ranges, respectively, from 5 to 16 and from 5 to 20. We chose benchmarks with a
various number of masters and slaves to evaluate the eectiveness and the scala-
bility of the proposed method for larger systems. Table 4.2 also gives the number
of clusters ncluster found after the Communication Element Clustering phase. In
addition, the table contains an index representing the completeness of the DG.
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It summarizes how much the design space exploration is constrained by data de-
pendencies. The index has been derived as the ratio between the number of arcs
in the DG and (n2task + ntask)=2, the maximum possible number of arcs with no
cycles. The last column of the table contains the localization factor5. Notice that
the localization factor depends only on the mapping of communication elements
within local domains and hence is schedule-independent.
Table 4.2: Benchmarks Characteristics
ntask nmaster nslave ncluster DG Localization
completeness factor
App-I 36 9 6 3 0.0570 0.9460
Bench-I 13 5 5 2 0.2200 0.9697
Bench-II 25 7 8 3 0.1267 0.9178
Bench-III 31 8 10 4 0.1275 0.9267
Bench-IV 43 11 14 5 0.0731 0.8261
Bench-V 62 12 16 6 0.1100 0.7087
Bench-VI 88 16 20 8 0.1350 0.7935
We rst carried out a set of experiments to evaluate the benets of using the
exploration techniques presented here and to analyze the area/latency trade-o.
Area/latency trade-o points can be derived as the solutions to dierent con-
strained scheduling problems. The presented methodology was applied to each
benchmark and application with dierent area constraints. The results obtained
on Bench-III are discussed in subsection 4.5.3. Here we will also give some general
remarks.
In a second set of experiments, a stringent area constraint, ranging between 30%
and 70% of the area of a full crossbar implementation, was xed. Then, we com-
pared the proposed approach to the most popular design choices and to [1], used
under the same area constraints, as well as to a Full Crossbar, a Hierarchical Bus,
a single Shared Bus and a Network-on-Chip. Furthermore, in order to appreci-
ate the overall impact of the scheduling algorithm on the whole methodology, we
also analyzed and compared the dierent scheduling algorithms and the resulting
solutions. In addition, we give some general remarks about power consumption.
5The localization factor is a metric introduced in [77], expressing the ratio between the local
trac and the total trac
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Finally, we focused on the area saving by applying the proposed methodology un-
der dierent area constraints able to obtain the same latency. Notice that [1] does
not perform the scheduling step but only relies on aggregated parameters (i.e. the
total amount of trac exchanged between master/slave pairs) to automate the
interconnection design. These results are presented in subsection 4.5.4.
4.5.3 Exploring area/latency trade-os
As shown by Table 4.2, the number of clusters generated depends on the com-
plexity of the application as well as on the area constraint. For the most complex
benchmark (Bench-VI), 8 clusters are derived by the procedure, while only two
are required for the most simple benchmark (Bench-I). Figure 4.4 shows an exam-
ple of clustering algorithm applied to Bench-III (of medium complexity) where,
due to the imposed area constraints, the maximum possible value of inter-cluster
Euclidean distance is 0:75, giving an outcome of 4 clusters. This result is obtained
with an area constraint of 4000 LUTs. Above this value, the number of clusters
starts decreasing. Furthermore, gure 4.8 shows the schedules and the correspond-
ing topologies obtained from the same benchmark with area constraints of 2700
LUTs and 4000 LUTs using the randomized priority-based list scheduling.
Communication tasks involving the same bridges or slaves, or exhibiting depen-
dency relationships, never overlap. Concerning unrelated tasks, if they do not
overlap, their communication interactions are serialized, so that they can share
the same resources and a single communication link can be synthesized. On the
other hand, when two tasks do overlap, multiple resources must be synthesized.
Four clusters are connected by means of bridges that allow the trac to be ex-
changed according to the requirements expressed by the Task List. The location of
the bridges depends on the solution of the optimum branching problem that tries
to place the clusters that exchange more data as near as possible to each other
(determining less hops to go through). Notice that there are two parallel commu-
nication paths between masters inside cluster C1 and slaves inside cluster C0: the
rst goes through bridge B10, while the second goes through the multi-hop path
consisting of bridges B13 and B30. The dierence between the two architectures
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Figure 4.8: Synthesized topologies and their schedule found for Bench-III
with the Randomized Priority-based List Scheduling and two dierent Area
constraints. (a) The Synthesizable Topology (ST) obtained with an area con-
straint of 4000 LUTs. (b) The ST obtained with an area constraint of 2700
LUTs. (c) The Communication Scheduling (CS) obtained with an area con-
straint of 4000 LUTs. (d) The CS obtained with an area constraint of 2700
LUTs.
lies in the intra-cluster architectures. With 4000 LUTs we have a more paral-
lel intra-cluster architecture achieving a gain of roughly 32% in execution time
(around 11:75 Mega Clock-cycles against 8:10) due to the presence of the crossbar
in cluster C1. Instead, with an area constraint of 2700 LUT, all tasks involving
M2, M3 and M4 as well as S2, S3, S4 are executed in a linear sequence, leading to
a single bus executing all communication tasks in cluster C1. It is important to
highlight that, in this case, the two area constraints lead to a dierence only on
the intra-cluster parallelism, while the global and the inter-cluster parallelism does
not change. For Bench-III we achieved a localization factor of approximately 0:92.
It indicates a highly localized trac and hence improved opportunities for global
parallelism, resulting in a lower overall execution latency. Localization factors for
each benchmark and application are shown in the last column of Table 4.2.
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4.5.4 Comparisons with existing methods for various schedul-
ing algorithms
To illustrate the benets of the approach, a comparison with all the common
design choices and the approach presented in [1] is presented. We evaluate the
improvement of area, latency and energy proles of seven benchmarks against a
crossbar implementation, a single shared bus, a hierarchical bus composition and
a basic NoC implementation. Figure 4.9 summarizes the results obtained by ap-
plying the two methodologies to all the case-studies under a xed area constraint.
Concerning the hierarchical bus, we implemented each local domain found after
the clustering step with a single shared bus and we keep the inter-cluster topol-
ogy unchanged. On the other hand, a NoC implementation is more customizable
than a bus-based interconnect. We considered a basic NoC implementation with
a 2-D mesh topology, an oblivious minimum-path routing, and a wormhole ow
control. The network channel width and it size was set to 8 bits. Each packet
in the network contains 64 body its and 1 header it which carries the address
information. The FIFO buers at the output ports of the router have a depth of
32 its. The router takes 4 cycles to process the header it [78]. After the virtual
channel is acquired by the header it, the remaining its follow the header it in a
pipelined fashion. Furthermore, the network interface overhead due to packetiza-
tion/depacketization was set to 2 cycles [79]. Then, the mapping of cores to their
cross-points was done at a high level of abstraction (based on the trac between
cores) exploiting the trac locality such as to reduce the number of router in a
path. Refers to [80] for more details. Concerning the presented approach, all the
scheduling algorithms discussed in subsection 4.4.4.2 were used, except the too
slow exhaustive searches.
For each experiment, the full crossbar implementation is the unconstrained solu-
tion and, hence, it exhibits the minimum possible latency at the price of a highly
oversized area. For Bench-VII we were not able to synthesize a single Full Crossbar
and a single Shared Bus due to the size of the benchmark6. Obviously, the ap-
proach shows dierent behaviors according to the scheduling algorithm used. The
R-PBLS algorithm is able to obtain a latency that on average is only 11% larger
6The AXI IP Core can be congured to comprise maximum 16 Slave Interfaces (SI) and 16
Master Interfaces (MI) [73].
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compared to the latency obtained with a full crossbar implementation, while, due
to the imposed constraints, the area ranges between 30% and 70% of the area
of a full crossbar implementation. The communication architectures found with
the PBLS and GA show a similar trend with an average latency overhead of re-
spectively 16% and 15% compared with the full-crossbar implementation. This
happens mainly because of the adopted clustering technique. For the small frac-
tion of inter-cluster communication, the small degradations due to the extra clock
cycles taken by bridge crossing (10 cycles every 64 bytes for each bridge) are not
appreciable in the gure (scheduling involves millions of clock cycles). This means
that the proposed iterative method is capable of achieving roughly the same la-
tency as a full crossbar despite stricter area constraints. Using the approach in [1]
we have a performance degradation instead: our approach with R-PBLS schedul-
ing found solutions that on the average lead to a latency reduction of about 35%.
In fact, ignoring dependency relationships may result in a crossbar even when it
is not strictly necessary as well as buses in cases where some communication tasks
can be parallelized. In other words, it may cause the serialization of tasks on the
critical path, increasing the execution time. The solution points corresponding to
Shared Buses, as expected, are associated with the minimum area and the largest
latency (on the average 6:5 less area than a Full Crossbar with a latency degra-
dation of about 2:6) followed by the Hierarchical buses (on the average 4:4 less
area than a Full Crossbar with a latency overhead of about 36%). The NoC im-
plementation exhibits a dierent behavior. In order to keep the router cost down,
the channel width was set to only 8 bits. This leads to a performance degradation.
In addition we considered a 4 cycle overhead to process the header it and a 2 cy-
cle overhead to handle the Packetization/Depacketization. As a consequence, the
NoC solutions show on the average a latency that is about 14% bigger than this
approach solutions. Furthermore, there is a considerable gap between the areas of
the two approaches: the NoC implementations occupy about twice the area of the
proposed approach implementations for a quarter of the channel width (32 bits
against 8 bits). This is a well-known drawback of soft overlay NoCs compared to
the hard implementations [81]. As an example, a 4  4 Hermes [82] NoC imple-
mentation with 1, 2 and 4 virtual channels occupies respectively 11511, 22036 and
50962 LUTs on a Xilinx XC2V6000 FPGA device [83].
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Figure 4.9: Latency comparison. The proposed approach and [1] are used
under the same area constraints
To better explain these results, we provide Table 4.3. Element (i; j) in the table
represents the average percentage of time in which the communication links are
used by application i using the approach j. A low value means wasted area due
to low channel usage. A value equal to 1 means a communication architecture
always working as in a single shared bus. Notice that the approach in [1] (as well
as the use of a single crossbar architecture) may lead to an underutilized network
because it does not consider dependency relationships, which of course are very
likely to be found in any real application.
Table 4.3: Utilization of communication channels
Full Hier. Shar. [Jun Prop. Prop. Prop. Prop.
Crossbar Bus Bus 2008] (R-PBLS) (PBLS) (GA) (Rand)
App-I 0.207 0.389 1 0.273 0.341 0.341 0.336 0.336
Bench-I 0.550 0.865 1 0.577 0.787 0.774 0.771 0.715
Bench-II 0.438 0.728 1 0.448 0.554 0.524 0.532 0.475
Bench-III 0.505 0.645 1 0.476 0.549 0.492 0.511 0.421
Bench-IV 0.391 0.450 1 0.321 0.487 0.469 0.458 0.368
Bench-V 0.401 0.492 1 0.307 0.478 0.439 0.488 0.347
Bench-VI 0.450 0.595 1 0.412 0.521 0.506 0.506 0.444
In addition, Table 4.4 shows the runtime of the scheduling algorithms to reach the
above solutions. Obviously, the results show a dependence on the application size
in terms of number of tasks. The Smart-Ex is computationally infeasible while the
PBLS and hence the R-PBLS scale poorly due to their inherent complexity. On
the other hand, the GA scales more smoothly as the number of tasks increases.
We also evaluated the overall energy consumption for each case-study, taking into
account the power consumption (based on the Xilinx XPower power estimation
tool) and the overall execution time incurred by the communication tasks. Static
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Table 4.4: The runtime (ms) of the proposed scheduling algorithms
Proposed Proposed Proposed Proposed Proposed
(R-PBLS) (PBLS) (GA) (Rand) (Smart-Ex)
App-I 8550 250 2190 520
Bench-I 1500 80 1610 310 523200
Bench-II 8770 240 2020 450
Bench-III 22750 300 2110 680
Bench-IV 87149 720 2430 1030
Bench-V 300401 2000 3450 2060
Bench-VI 685030 2550 3760 2300
energy consumption, as expected, is directly proportional to the schedule latency
since the results provided by XPower in terms of static power refer to the whole
chip and, hence, are design-independent. The dynamic energy consumption, on
the other hand, does depend on the specic structure of the implemented design.
Figure 4.10 shows the main results in terms of dynamic energy, referring to a full
crossbar, a hierarchical bus and a single bus implementations, as well as a previous
literature solution [1], and the presented approach. The proposed method gener-
ates interconnect architectures consuming on average 28% less dynamic energy
than full crossbar implementations and 40% less dynamic energy than [1]. Com-
pared with a hierarchical bus and a single shared bus there is an higher energy
consumption of respectively 15% and 77%. To understand these results, recall
that dynamic power can be modeled as Pdynamic = VDD
2  P
n2nets
(Cn  fn) where
VDD is the supply voltage, while Cn and fn are, respectively, the capacitance and
the average toggle rate (switching activity) of a net n. The number of nets, in
the case of crossbar solutions, grows quadratically with the number of ports. As
a consequence, a large crossbar tends to consume more dynamic power per port
than an interconnect made up of small crossbars. This explains the advantage
of the proposed approach over full crossbar implementations in terms of energy
consumption. The improvement over [1], on the other hand, is due to lower la-
tencies achieved by the communication scheduling step, as shown in gure 4.9.
In one specic case (Bench-V) [1] is worse than the full crossbar implementation,
whereas our approach still performs better because of reduced-size components
and improved latency.
Finally, we explored the design space by varying the area constraints in the two
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Figure 4.10: Dynamic energy consumption comparison.
methodologies until two architectures yielding the same latency were found. As
shown in Figure 4.11, our methodology obtains an average area reduction of 48%
compared to [1] under the same latency.
Figure 4.11: Area comparison of interconnects yielding the the same latency
4.6 Related work
Although dependency relationships between communication tasks are very im-
portant as they limit the communication parallelism actually available, poten-
tially making high-bandwidth interconnects underutilized, they have only partially
been considered in the context of automated interconnect synthesis. [84] describes
a methodology for exploring the interconnect design space based on the overall
amount of data trac exchanged between communicating elements. They rely on
a combination of analytical methods and trace-driven simulation. The authors
only target an interconnect architecture based on bridged shared buses and do not
cover the use of crossbars for local domains, which is a common approach today for
overcoming the bandwidth limitations of shared buses. [85] proposes a framework
for mapping application requirements to a given communication architecture tem-
plate and optimizing design choices for the interconnect. The methodology takes
an architectural template as input and performs a mapping of all computation
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units on the given architecture. It does not consider inter-communication depen-
dencies.
In order to overcome the scalability issues of single-crossbar solutions, several
approaches based on cascaded crossbars have been proposed [1, 86{89], leading
to topologies similar to those generated by our methodology, although they only
target ASIC design ows.
An important trend emerged during the last decade is represented by Networks
on Chip (NoCs) [90, 91]. While NoCs can potentially provide improved scala-
bility for the interconnect architecture by separating transaction, transport, and
physical layers, they also introduce considerable complexity and, if not designed
carefully, they can even lead to performance degradation. Among the disadvan-
tages posed by NoCs are the higher power consumption and area requirements
compared to standard interconnect solutions and the lack of predictability of the
performance metrics [92]. Furthermore, although research in NoCs is no more in
its infancy, there are no well-established implementation solutions based on the
NoC approach [93]. Since NoCs are highly customizable, there is a need of CAD
tools supporting the automation of the design choices. Several such design ows
have been proposed by the research community. For instance, both [94] and [95]
present a method to synthesize power/performance-ecient NoC topologies. In
particular, the authors in [94] present a method to concurrently statically sched-
ule both communication transactions and computation tasks, mapping the IPs in
a certain topology and allocating the routing paths. Unlike the previous work,
[95] proposes a topology generation procedure using a general purpose min-cut
partitioner to cluster highly communicating cores on the same router and a path
allocation algorithm to connect the clusters together. Similarly, [96] addresses the
unied mapping/routing problem with the objective of mapping QoS-constrained
applications onto a NoC topology, statically routing the communication and allo-
cating the TDMA time-slots on the network channels. [97] presents a method to
partition the system into groups of cores using spectral clustering, a partitioning
algorithm based on eigenvalue decomposition. In order to make the inter-cluster
communication feasible, links between the individual routers are created using
delay-constrained minimum spanning trees. The methodology presented here has
some similarities with [94{97] in that it uses a custom algorithm to cluster highly
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communicating cores on the same local domain and relies on a concurrent commu-
nication scheduling/topology synthesis approach. However, unlike other works,
this approach targets heterogeneous interconnects made of buses and crossbars
instead of NoCs. As a result, while giving as output clusters of highly interacting
cores, the ow maps clusters to buses or crossbars and determines bridge allocation
between cluster pairs, instead of mapping clusters to routers and allocating links
between cluster pairs. For a survey on recent research contributions and problems
on NoCs we refer the reader to [93].
Because of the popularity it has been gaining during the last years, crossbar-
based interconnect design is addressed by several works. [98] and [99] focus on
the synthesis of a single optimized crossbar. While this approach could be useful
for small- or medium-sized designs, as the system size grows, a single bus matrix
interconnecting a large number of components may have a prohibitive cost and
incur high latencies. In order to overcome the scalability issues of single-crossbar
solutions, several approaches based on cascaded crossbars have been proposed [87{
89]. Constraining the interconnect architecture to using only crossbars, of course,
results in higher area costs, especially for FPGA-based implementations. In many
situations, in fact, there are parts of the interconnect that can be implemented as
shared buses without compromising the overall performance [100].[101] and [102]
address this observation by supporting the generation of heterogeneous intercon-
nects made of crossbars and shared buses.
None of the previous works, however, considers the introduction of dependency
constraints in the optimization problem in order to avoid oversized interconnec-
tion resources, i.e. wasted area on the chip. [103] and [104] address the concurrent
problem of scheduling and interconnection synthesis. They both express the cost
of a point in the design space as the total number of links, which however may
not correctly represent the hardware cost of a heterogeneous communication in-
frastructure, particularly for crossbars. Furthermore, they do not consider shared
buses because they are only oriented to point-to-point links. While simplifying
the problem, this assumption lacks generality.
Many of the above approaches dene local interconnection domains, in most cases
represented by a single crossbar. The separation in local domains is only driven by
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timing closure objectives (e.g., resorting to pipelining) and, unlike the methodology
proposed here, it does not address directly the possibility of exploiting communica-
tion parallelism across domains. Additionally, all the cited proposals assume only
one physical path between any two communicating elements, directly determined
by the interconnect topology. This assumption, which limits the degree of commu-
nication parallelism that can be virtually exploited, is not inherently required when
targeting an interconnect architecture based on bridged crossbars/buses. Between
any two communicating domains, and even two single communicating elements, in
fact, there may exist in principle dierent paths through dierent physical bridges,
where each path corresponds to a dierent region of the addressing space. This
opportunity, however, has never been considered so far in the technical literature
for heterogeneous networks made of both shared buses and crossbars.
4.7 Conclusions
After chapter 2 and chapter 3 focused on memory architecture synthesis, this
chapter tackles the other frequent bottleneck of many-core systems, that is the
communication subsystem. An automated design methodology for the synthesis of
complex on-chip interconnects has been presented. The motivation behind is that,
once the application memory has been partitioned, it is necessary to identify the
best interconnect topology in order to make the communication between process-
ing elements and memory banks, id est interconnect slaves, as ecient as possible.
The approach is based on a heterogeneous topology made of crossbars, buses, and
bridges. The methodology can generate a synthesizable interconnection network
starting from the specication of the application requirements, including depen-
dency relationships. The approach is based on heuristic iterative optimization
algorithms. The algorithms aim to get low-cost concurrent communication archi-
tectures by maximizing both intra- and inter-cluster communication parallelism as
well as global parallelism, respectively by concentrating trac within dierent lo-
cal domains and by creating parallel, multi-hop inter-cluster communication paths.
In particular, we have introduced a greedy algorithm for clustering processing el-
ements, capable of exploiting trac spatial locality and creating several parallel
paths among clusters. In addition, we have dened a novel approach to combined
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communication scheduling and interconnect generation. Several scheduling algo-
rithms, required for the denition of intra-cluster topologies, have been analyzed
and compared. We have also introduced a framework for the experimental evalu-
ation of architectural solutions in terms of area/latency trade-os. In conclusion,
we have shown the experimental setup and some case-studies demonstrating the
eectiveness of the approach as well as some comparisons against common design
choices and current approaches present in the related literature.
Chapter 5
Putting it all together:
OpenMP-based System level
design
5.1 Introduction
Previous chapters have dealt with two of the major aspects in the automated
synthesis of electronic systems, the memory subsystem and the interconnection
infrastructure. They are the main responsible for systems scalability and, as such,
providing techniques for improving their synthesis is of paramount importance,
especially if targeting systems containing a high-degree of parallelism. In this
chapter we adopt a system-level perspective and propose a design ow taking as
input a functional description of a parallel system and giving as output a digital cir-
cuit. Beyond serving for putting into action the results presented in chapters 2, 3
and 4, it also introduces a design space exploration stage for solving the hard-
ware/software partitioning problem. Moreover, several architectural optimization
are introduced in order to support the OpenMP directives and clauses. In that re-
spect, the support of dynamic loop scheduling is an important innovation because
it enables run-time load balancing that is key to heterogeneous systems.
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5.2 General overview
The mainstream of the electronic design automation research is to enable the
adoption of high-level formalisms and programming languages borrowed from the
software domain to describe complex embedded applications. In this chapter we
present an approach to electronic system-level (ESL) design allowing the appli-
cation semantics to be described by a familiar multi-threaded application model,
namely using the popular OpenMP C extensions [105]. The approach also pro-
vides a complete support for all the subsequent development phases by proposing
a comprehensive design ow which includes a design space exploration at its core.
OpenMP is a de-facto standard for parallel programming and is fundamentally
based on a set of compiler directives and library routines for describing shared
memory parallelism in C/C++ programs. Ideally suited for medium granularity,
loop-level parallelism, it was chosen as a design-entry formalism in the proposed
design ow since it naturally meets the characteristics of current multi-processors
systems-on-chip (MPSoCs) and provides enough semantics to express parallelism
explicitly, especially for data-intensive applications.
The methodology proposed here aims to create a direct path from OpenMP soft-
ware applications to automatically synthesized, heterogeneous hardware/software
systems implemented onto a FPGA device. It encompasses the techniques pre-
sented in the previous chapters yielding highly-scalable systems.
A rst challenge we addressed in realizing this scenario, is the need for an in-
termediate, system-oriented Model of Computation (MoC) suitable for describing
applications specied through a parallel programming language. This is key to
enable an automated design space exploration process. To this aim, we introduce
a new MoC, called Shared Memory Process Networks (SMPNs), that can describe
parallel applications at a high-level of abstraction, capturing the essential aspects
involved in the optimization and translation process. A second aspect we dealt
with, relates to functional simulation. We developed an extension of a state-of-
the-art simulation engine, PtolemyII [106], to enable the support of the MoC.
As a third argument, we introduced an analytical optimization model to enable
a comprehensive design space exploration (DSE). Determined by the underlying
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SMPN application abstraction, the optimization model is based on an Integer Lin-
ear Programming (ILP) formulation and relies on an innovative approach to the
early estimation of cost functions for the population of the model. The outcome
of the DSE stage is a hardware/software partitioning solution determining which
tasks must be executed on processors and which ones on dedicated hardware accel-
erators. Finally, all the architectural techniques and optimizations used to enforce
the OpenMP constructs are explained.
The above contributions result in an overall design ow and environment extending
the spectrum of ESL design to high-level multi-threaded applications. Unlike
many existing approaches, the support and the full compliance with the OpenMP
standard enables the reuse of a large body of OpenMP code and kernels developed
by the parallel computing community.
5.3 Optimized OpenMP-to-MPSoC translation
5.3.1 Design ow
The essential aim is to support the translation from a multi-threaded high-level
application to an automatically optimized circuit implemented onto FPGA de-
vices. Figure 5.1 shows the fundamental steps of the overall design ow. The rst
step covers the denition of the application in the C language with OpenMP ex-
tensions. Additionally, by means of specialized compiler directives, the user must
specify which arrays and variables must be held on-chip and which ones o-chip.
This information is propagated directly to the memory partitioning module be-
cause only the on-chip structures can be partitioned due to the presence of multiple
memory banks on the programmable logic. The OpenMP multithreaded applica-
tion is internally translated to a newly introduced model, called Shared Memory
Process Networks (SMPNs), enabling the formal description of the application
structure and the interactions between components. This task is accomplished
by SOPHIE (see section 5.4) that, in addition, generates all the modules needed
for the following steps, particularly for simulation, software code compilation, and
high-level synthesis of hardware components. SOPHIE also provides the memory
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Code transformations
Lattice-based memory
         partitioning
Bank switching 
    processing
Number of 
    banks
Interconnect synthesis
Figure 5.1: The overall design ow. The pink area refers to memory and
communication infrastructure synthesis, the green area refers to DSE, the red
area refers to simulation, and the blue area refers to hardware synthesis
partitioning module with the information about the arrays to be partitioned and
the interconnect synthesis stage with synthetic trac information needed as ex-
plained in chapter 4. The trac information depends on how the memory has been
partitioned because the slaves of the interconnection subsystem will be mainly the
memory banks, therefore SOPHIE requires a feedback from the memory partition-
ing module in order to instruct the interconnect synthesizer.
The semantics of the translated application can be conveniently veried in a pre-
synthesis stage by means of a suitable simulation infrastructure, relying on Ptole-
myII [107]. In particular, the methodology includes a techniques, described in
section 5.5, to seamlessly plug C/OpenMP components into the Java-based simu-
lation framework provided by Ptolemy.
Concurrently to the functional simulation but before the DSE stage, the on-chip
memory partitioning and the interconnect infrastructure are automatically derived
according to the procedures presented in the previous chapters. The inputs to the
memory partitioning stage, apart from the original code deprived of the OpenMP
directives, are the number of banks, the size of the shared variables that must
be retained on chip (the information is extracted by SOPHIE using the DST, see
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section 5.4.1) and the maximum bank size that is a device property. After the
on-chip memory for shared variables has been partitioned lattice-wise, the parti-
tioning solution is processed to avoid bank switching as much as possible. Clearly,
the unrolling factors for bank switching avoidance cannot be bigger than the num-
ber of iterations assigned to a single task and this functionality is not supported
together with dynamic scheduling (see section 5.4.3), because we cannot know
beforehand which iterations will be executed by which processing unit. Notice
that the interconnect synthesis step needs as input only the number of slaves, i.e.
memory banks, the number of masters, i.e. processing elements, and the traf-
c characterization; therefore it is independent of the specic hardware/software
partitioning solution, that's why a feedback from the DSE stage is not necessary.
On the other hand, the area information concerning the interconnect necessary to
implement the specic data partitioning solution must be taken into account by the
ILP-based DSE. Running the on-chip memory and interconnect design as separate
phases means prioritizing them over the other stages in terms of area occupation.
In other words, rst we dene the memory and interconnect architecture, and then
make the remaining design choices. The motivation behind is that memory and
communication are often the bottleneck for performance. However, in order to
avoid that all the available area is consumed by the interconnect, the user can
specify a percentage of area that must be reserved to the processing elements.
After the functional simulation, and the memory/interconnect design steps, a de-
sign space exploration process takes place relying on a mathematical ILP model
directly derived from the application SMPN model, described in section 5.3.3.
To allow a fast DSE, the ILP optimization model is populated with quantitative
parameters derived by means of an early estimation approach based on a linear
regression statistical technique, realized by an ad-hoc module called EASTER, de-
scribed in section 5.6. The module allows an approximate evaluation of the latency
and the hardware cost corresponding to a given hardware/software partitioning
choice without resorting to the time-consuming hardware synthesis step. The
ILP model takes as input the design constraints as well as the initially available
resources and the ones used by interconnect that cannot be used anymore.
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Following the functional simulation and the DSE process, the back-end synthesis
of all hardware components and the code compilation for on-chip processors take
place.
As soon as these steps are complete, the cost functions can be accurately measured
by separately executing software code on processors and reading the post-synthesis
results for hardware cores on the target technology. The actual values of the cost
functions are used to validate the solution previously identied by the DSE step
based on early estimation.
Lastly, a system composition step is executed, where the overall physical sys-
tem is built, usually by assembling library hardware/software components and
application-specic components generated by the previous steps along with third-
party components.
5.3.2 A model of computation for multi-threaded applica-
tions
The choice of a proper Model of Computation (MoC), i.e. a formal abstract de-
scription of the application independent of the actual implementation, is vital to
enable eective design space exploration and, subsequently, synthesis and veri-
cation. A large range of Models of Computation have been proposed so far to
describe embedded systems. For example, the discrete-event (DE) domain sup-
ports time-oriented models of such systems as queueing systems, communication
networks, and digital hardware. In this domain, actors communicate by sending
events, made of a data value (a token) and a tag. The tag, in turn, contains a
timestamp and microstep, used to sort simultaneous events, i.e., events having
the same timestamp [107]. When simultaneous events occur, dierent techniques
can be applied, e.g. VHDL uses a delta-delay strategy which does not prevent
a zero behavior [107, 108], while Ptolemy schedules events according to model
topology [107]. Kahn Process Networks [109] (KPNs) are particularly suitable to
describe a fully concurrent data-ow computation. A KPN is made of a number
of processes communicating through innite FIFOs via blocking reads and non
blocking writes. The control aspects are not explicitly specied by the model.
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Given the hypothesis of process monotonicity, KPNs can be proven to be deter-
minate and self-scheduled [109]. Synchronous Data Flow Graphs [110] (SDFGs)
are a restriction of KPNs where each process reads and writes a xed number of
tokens on input and output channels for each iteration. The scheduling of the
system is determined so that it does not block and does not cause unbounded to-
kens to be accumulate on channels. Several attempts have been made to propose
heterogeneous MoCs in order to appropriately model both data-ow and control
aspects. In fact, some MoCs, like the familiar Finite-State Machines (FSMs), are
suitable to representing control-dominated algorithmic aspects unlike models such
as KPNs, that only express the ow of data. As an example, Metropolis [111]
allows the use of various MoCs for modeling the system at the highest level of
abstraction including both data-ow and control behaviors.
In this design ow, we propose a new Model of Computation, called Shared Mem-
ory Process Networks (SMPNs). The model is particularly focused on expressing
the interactions between the actors in order to formalize a system-level descrip-
tion deriving from a high-level parallel application written in C/OpenMP. We
addressed the shared memory computing paradigm since it is essential in many
dierent contexts where modeling communication by means of channels turns out
to be too restrictive, e.g. when the parallel processing of a large quantity of data
inherently requires a global vision of them. As an example of two contrasting situ-
ations having dierent modeling requirements, sharpening ltering only requires a
local vision of data around the current pixel, while a geometric transformation of
an image requires a global vision of the data, possibly made of millions of pixels.
Consequently, a sharpening lter application might be well-suited for a data-ow
architecture with distributed memory, a rotation transformation might not. An
SMPN is made of a network of processes that evolve concurrently and communi-
cate with shared memory synchronizing with dedicated channels. This leads to a
mixed local/global approach for communication. Operations on shared memory
are asynchronous, while communication with channels happens in the same way
as Kahn Process Networks with blocking reads and non-blocking writes. Further-
more, as in KPNs, testing a channel is not allowed. One of the main problems of
KPN synthesis is FIFO-dimensioning. A KPN is said to be strictly b-bounded if
all FIFOs are strictly b-bounded. In general, determining the boundedness of a
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KPN is an undecidable problem. SMPNs address this problem by simply impos-
ing a unitary length of FIFOs and limiting the use of channels to synchronization
purposes. As shown below, this provides enough expressiveness for describing
OpenMP applications.
Of course, enlarging the scope of KPNs, some formal properties guaranteed by
KPNs are dropped by SMPN, but this is not necessarily a limitation since such
properties are not inherently required by the targeted class of applications. In
particular, one major property of KPN, determinism, is lost in the shared memory
model. Luckily, the semantic of an OpenMP application does not require this
property. An SMPN, therefore, is deterministic if and only if the underlying
OpenMP application is such that the scheduling of the threads is deterministically
known a-priori.
Another important aspect is that the SMPNs model the shared memory as a
monolithic abstracted block. Hence, the model does not interfere with the memory
partitioning stage; it's completely independent of it.
Formally an SMPN is a quintuple SMPN = (P; S;D;M;A), where
 P is a set of concurrent processes, the actors of the process networks, imple-
menting a distributed form of control. Denote its cardinality as jP j.
 S and D are the set of Start and Done channels, respectively. These are
unidirectional channels of a unitary size, needed for synchronization among
processes.
 M is a set of shared memory locations. The shared memory size is always
bounded and can be inferred by analyzing the shared clauses or by proling
the executing of the OpenMP program during the functional simulation.
Denote it as jM j and assume locations be of one byte.
 A is a set of shared addresses implementing a read-only-after-write access
semantic. These are used to implement mutual exclusion primitives neces-
sary for mapping OpenMP applications. Denote its cardinality as jAj and
assume locations be of one byte.
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In order to make the SMPN a synthesizable model that can be translated into a
complete on chip system, a few hypotheses are necessary:
 Each process puts a token to the Done channel in an unpredictable but
bounded time starting from the consumption of a token on the Start channel.
 D and S channels are lossless. This assumption is fundamental as token
loss on Start or Done channels may unpredictably aect the evolution of the
whole system. Furthermore, token delivery must be ordered.
Following is an example of SMPN. Blue arrows are S channels, while red ones
Figure 5.2: An example of SMPN
are D channels. Communication with shared memory is totally asynchronous and
synchronization between processes can only take place by blocking reads on S
channels. Writes are not blocking in the sense that a process can continue its
execution after write. The SMPN model includes the following operations:
 SendStart(): non-blocking put of a token to a Start channel
 ReceiveStart(): blocking get of a token from a Start channel
 SendDone(): non-blocking put of a token to a Done channel
 ReceiveDone(): blocking get of a token from a Done channel
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 Write (Offset): writes to shared memory M at the specied address
 Read (Offset): reads from shared memory M at the specied address.
Obviously, the above operations are not part of the OpenMP specication and the
OpenMP program is completely independent from the SMPN MoC. Nevertheless,
modeling an OpenMP application with an SMPN is very straightforward. As an
example, consider the following simple OpenMP program.
int main(int argc, char* argv[]) {
int tid;
int a = 5;
int c;
int d[3];
omp_set_num_threads(3);
#pragma omp parallel private(tid,c)
{
tid = omp_get_thread_num();
c = a+tid;
d[tid] =c;
}
printf("%d, %d, %d\n",d[0],d[1],d[2]);
return 0;
}
The corresponding SMPN is given in gure 5.3. P1 is the master thread. The rst
Figure 5.3: SMPN derived from the simple OpenMP code snippet in the text
operation of P2 and P3 is a blocking ReceiveStart(). After executing all operations
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before #pragma omp parallel, P1 makes a WriteStart(). Then, P1, P2, and
P3 execute all instructions specied in the parallel body. The d array is located
in the shared memory without any mutual exclusion mechanism, compliant with
the OpenMP specication. At the end of the #pragma omp parallel directive,
there is an implicit barrier causing each process to synchronize before proceed-
ing. This barrier is implemented with D channels. In particular, P1 executes a
ReceiveDone() while P2 and P3 execute a WriteDone(). The possibility of as-
sociating a value to the exchanged tokens is exploited for transmitting the thread
Id (tid in the code) on Start channels and a completion code on Done channels.
section 5.7 will show how the other OpenMP directives and clauses are translated
to the elements of an SMPN.
Furthermore, in order to allow the formalization of OpenMP applications with
multiple consecutive #pragma omp parallel constructs, which is often the case
in many applications including the case-study presented later in section 5.8.1,
several SMPNs can be composed. Consider for example the following code.
int main(int argc, char* argv[]) {
int tid;
int a=5;
int c;
int d[3];
omp_set_num_threads(3);
#pragma omp parallel private(tid,c)
{
tid= omp_get_thread_num();
c= a+tid;
d[tid]=c;
}
#pragma omp parallel private(tid,c)
{
tid= omp_get_thread_num();
c= a+tid;
d[tid]=c;
}
printf("%d, %d, %d\n",d[0],d[1],d[2]);
return 0;
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}
The code contains two consecutive parallel constructs performing the same actions.
The resulting SMPN looks like the graph in gure 5.4.
Figure 5.4: SMPN derived from the OpenMP code with two consecutive
parallel constructs
The evolution of the above SMPN is determined by the process P1 sending a Start
signal to P2' and P3' after receiving all Done signals from P2 and P3.
5.3.3 ILP model for automated partitioning and mapping
The SMPN directly denes the structure of design space for the OpenMP-to-
MPSoC translation process. The optimization, described in this section, relies
on an Integer Linear Programming (ILP) model determining the design choices
in terms of partitioning and mapping of the processing components onto a hard-
ware/software heterogeneous architecture, that will be subsequently implemented
on an FPGA device through software compilation and high-level synthesis.
Following are the main denitions and elements involved in the ILP model:
 PHi: a hardware implementation of process Pi (an element of the P set) as
a hardware accelerator;
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 PSin: an implementation of Pi on the nth on-chip processor;
 DHi: a hardware implementation of the Di channel (an element of the D
set);
 SHi: a hardware implementation of the Si channel (an element of the S set);
 MH: a hardware implementation of the memory M (either on-chip or o-
chip);
 AHi: a hardware implementation of an element of the A set.
 PI: the collection of all implementations of processes, i.e. the union of all
PHi and PSin for each i and each n;
 DI: the collection of all implementations of D channels, i.e. the union of all
Di for each i;
 SI: the collection of all implementations of S channels, i.e. the union of all
Si for each i;
 AI: the collection of all implementations of memory location contained in
the A set, i.e. the union of all Ai for each i.
The goal of the optimization process is dened as follows:
Given the quintuple SMPN = (P; S;D;M;A), determine the vectorial mapping
function Fm(Fmp; Fms; Fmd; Fmm;Fmh), where:
 Fmp : P ! PI
 Fms : S ! SI
 Fmd : D ! DI
 Fmm :M !MH
 Fmh : A! AI
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In particular, Fmp(Pi) = PSin if Pi is implemented in software on the nth pro-
cessor. Fmp(Pi) = PHi if Pi is implemented in hardware as an accelerator.
We dene the subsequent cost metrics:
 TISin: the software execution time needed by Pi on the nth processor;
 TIHi: the hardware execution time of Pi as a hardware accelerator;
 ALUTi: the hardware area required by Pi in Look-Up-Tables (LUTs) on the
FPGA chip if it were synthesized in hardware;
 AFFi: the hardware area required by Pi in FlipFlops (FFs) on the FPGA
chip if it were synthesized in hardware;
 ALUTPn: the hardware area required by the nth processor in LUTs on the
FPGA chip;
 AFFPn: the hardware area required by the nth processor in FFs on the
FPGA chip;
 ALUTDi: LUT hardware cost for Di;
 AFFDi: FF hardware cost for Di;
 ALUTSi: LUT hardware cost for Si;
 AFFSi: FF hardware cost for Si.
The following denitions are also introduced:
 TSi: a variable indicating the starting instant of Pi execution;
 TEi: a variable indicating the ending instant of Pi execution;
 TDi: a variable indicating the duration of Pi execution;
 ALUTchip: the maximum area available on chip in LUTs;
 AFFchip: the maximum area available on chip in FFs;
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 ALUTmax: a user-specied maximum area design constraint in LUTs;
 AFFmax: a user-specied maximum area design constraint in FFs;
 Tmax: a user-specied maximum execution time constraint;
 OnChipMemory: the amount of on-chip memory;
 OffChipMemory: the amount of o-chip memory;
 MemoryMax: a user-specied maximum memory design constraint.
We need to specify that the maximum number of processors (n-index) be equal to
jP j. This is to avoid the introduction of a useless limiting constraint, i.e. it should
be possible to synthesize all processes in software, each on a separate on-chip
processor.
We introduce the following decisional variables for the mapping problem:
 Xi = 1 if Pi is hardware-synthesized, 0 otherwise;
 Yin = 1 if Pi is software-synthesized on the nth processor, 0 otherwise;
 NYn = 1 if at least an element of P is mapped on the nth processor.
The general constraints are as follows:
 for each i, Xi  1, where Xi is a binary variable;
 for each i and for each n, Yin  1, where Yin is a binary variable;
 for each i, Xi +
P
n Yin = 1, Pi has to be synthesized in software or in
hardware;
 for each n, NYn  1, where NYn is a binary variable;
 for each i and for each n, NYn  Yin, by the denition of NYn.
The resource constraints are as follows:
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 PiXiALUTi+PnNYnALUTPn+PiALUTDi+PiALUTSi  ALUTchip
 PiXi  AFFi +PnNYn  AFFn +PiAFFDi +PiAFFSi  AFFchip
 jM j+ jAj  OnChipMemory +OffChipMemory
The design constraints are as follows:
 PiXiALUTi+PnNYnALUTPn+PiALUTDi+PiALUTSi  ALUTmax
 PiXi  AFFi +PnNYn  AFFn +PiAFFDi +PiAFFSi  AFFmax
 for each i: TEi  Tmax
 jM j+ jAj MemoryMax
The organization of the SMPN describing an OpenMP application, where the
master process is at the root of a tree connecting all the slave process, greatly
simplies the design constraint on the overall latency of the system: TmasterE 
Tmax, expressing the fact that the master process is the last process receiving the
Done signal needed to complete the execution. The other timing constraints are
as follows:
 for each i: TEi = TDi + TSi
 for each i: TDi = Xi  TIHi +
P
n Yin  TISin
 for each i: TSi  ASAP (Pi)
where ASAP (Pi) is the instant of time at which the execution of Pi can start in
compliance with all data dependencies induced by the structure of the OpenMP
application. In the overall design ow, several actors can be mapped onto a single
on-chip processor. Hence, we need a few scheduling constraints preventing concur-
rent processes mapped on the same processor to overlap with each other in time.
The scheduling constraints are as follows. For each n and for each pair (Pi; Pj) of
concurrent processes:
 TEi  TSj + (3  bij   Yin   Yjn)  C1
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 TEj  TSi + (2 + bij   Yin   Yjn)  C2
with C1 and C2 chosen with an appropriate size [112]. Table 5.1 claries the
above scheduling constraints. bij is a binary variable and thus can take on only
Yin = Yjn = 1 bij Constraint 1 Constraint 2
YES 0 TEi  TSj + C1 TEj  TSi
YES 1 TEj  TSi TEj  TSi  C2
NO 0, 1 TEi  TSj + n1  C1 TEj  TSi + n2  C2
with n1  1 with n2  1
Table 5.1: Interpretation of the scheduling constraints
values in 0,1. bij = 0 expresses the fact that Pj is executed before Pi, while bij = 1
corresponds to Pi being executed before Pj. Depending on the actual value of bij,
only one of the two above constraints will have eect.
Finally, the objective function can be one of the following two, depending on
whether we want to optimize area or latency:
 minimize: f =PiXi ALUTi+PnNYn ALUTPn+PiXi AFFi+PnNYn 
AFFPn
 minimize: f = TmasterE
5.4 OpenMP support
The rst component of the prototypical environment is an ad-hoc lightweight
compiler dealing with source-to-source transformation, called SOPHIE (Source-
to-source OpenMP to Portable code compiler for HIgh-Level-SynthEsis). The
compiler, built on top of a standard C grammar with OpenMP extensions, was
implemented in C/C++ and relied on the well-known Flex and Bison tools [113] for
the generation of the lexical scanner and the parser, respectively. It takes C source
code with OpenMP 2.0 #pragma statements [105] as input, generating source les
suitable for high-level synthesis, for the compilation on the target embedded mi-
croprocessors, and for functional simulation. In that respect, it substitutes the
OpenMP clauses with ad-hoc structures as explained later in this section.
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In the following, we provide the technical details of how the most relevant OpenMP
clauses and functions are implemented.
5.4.1 private and shared variables
The code is analyzed to build a Data Scope Table (DST) containing all information
related to variable scopes. The DST will be accessed each time we need to know
whether a variable is shared or private. The entry corresponding to each variable
is modied whenever a scope modier is encountered (i.e. private, shared clauses)
and is initialized with the default value according to the OpenMP standard.
Private variables are not required to be located in an addressing space accessible
to all computing elements. This is particularly relevant for specialized hardware
accelerators where private memory is made of limited elements, such as ip-ops or
BRAMs, which should be used very carefully. When generating the source les for
processors or HLS, the compiler accesses the DST for each variable it encounters.
The compiler provides each processing unit with a pointer to the globally shared
address space and each access to a shared variable is replaced by a pointer derefer-
entiation and an oset. To this aim, the compiler keeps a map of the shared mem-
ory and builds the osets accordingly. Notice that current HLS tools do support
pointers and pointer arithmetic as long as arrays are mapped to random-access
memory blocks, i.e. they do not involve wire, handshake, or FIFO interfaces, since
these do not allow out of order accesses [36].
5.4.2 parallel directive
The parallel directive is fundamentally a way of starting threads and synchro-
nizing them after they all have executed the piece of code marked by the directive.
The corresponding overhead involves broadcasting synchronization information to
the threads. The implementation of this directive thus greatly benets from the
tree-based scheme and the synchronization signals presented above and inherent
to the SMPNs.
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An additional key point concerns the assignment of thread IDs. To this aim, we
exploit the capability of synchronization signals to convey integer values. The
start signal that goes to the left child carries the value tid  2 + 1 while the other
one carries tid  2+2, where tid is the thread ID assigned to the node. The master
thread is assigned a thread ID equal to 0. Propagating the thread IDs through
the tree is of fundamental importance, as it is the standard run-time technique
used to identify threads. This is another example of a scalable mechanism put in
place by the proposed ow. The assignment of thread IDs is in fact completely
distributed, and there is no additional delay incurred by their computation apart
from a shift, i.e. a multiplication by two, and an addition.
5.4.3 for directive
The #pragma omp for directive constitutes the most important work sharing con-
struct of OpenMP and is the most common construct together with the parallel
directive. Like the parallel directive, at the end of the work performed by each
thread there is an implicit barrier unless a nowait clause is used.
The most relevant clause supported by the for directive is the scheduling type.
In the case of static scheduling, iterations are trivially divided among processing
elements as specied by the OpenMP standard. Basically, at the source code level,
each processing element is provided with a code having modied indices in the loop
to be partitioned. The way the new indices are calculated is compliant with the
OpenMP specication and depends on the original bounds, the increment factor,
and the chunk size. In the case of dynamic scheduling, the iterations each thread
must perform are identied at run-time. This is of paramount importance for load
balancing in heterogeneous architectures. In fact, threads should be assigned a
number of iterations depending on the actual computational power of the unit
where they are executing as well as the dierent loads they happen to handle.
Again, the proposed implementation of the dynamic clause is fully distributed.
Each hardware unit implements a state machine that delivers iterations to the
computing resources synchronizing with the others. These state machines, also
implemented by means of HLS, are described by the following code.
index = 0;
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while (index < total_iterations_number){
temp = iter; // lock on 'iter'
if (temp != index ){
index = temp;
}
if (temp != error_code && temp < total_iterations_number){
prev_iter = temp;
iter = prev_iter + chunk_size; // unlock on 'iter'
for (i=prev_iter; i<=prev_iter+chunk_size;prev_iter++){
original code of iterations
}
index = temp + chunk_size;
}
}
where iter is an atomic memory location (also known as atomic register, see
section 5.7) and prev iter, temp, and index are local variables. The use of an
atomic memory location allows the threads to synchronize for the update of the
number of assigned iterations. In fact, in case of contention, only one thread will
be able to read the number of already issued iterations (i.e. the error code will
not be returned), and consequently it will take the next available chunk size of
them. This code is compiled and executed by the software units as well.
5.4.4 critical directive
SOPHIE rst counts the number of critical directives and then, for each output
le, it inserts a macro dening the memory-mapped address of a number of atomic
registers (see section 5.7) equal to the number of critical directives. The memory-
mapped addresses are chosen in order not to conict with all other addresses
of physical memories and other peripherals. Then, the code contained into the
critical directive is wrapped by a lock/release pair implemented accessing the
atomic register corresponding to that critical directive. For example:
#pragma omp critical
{
//CODE
}
is translated into:
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#define atomic_register_offset_0 0xC00000
/* Lock operation */
while (mem[atomic_register_offset_0] == -1);
//CODE
/* Release operation */
mem[atomic_register_offset_0] = 1;
5.5 Functional simulation
As mentioned in section 5.3.1 and depicted in gure 5.1, the functional simulation
relies on the PtolemyII framework. PtolemyII is mainly composed of polymorphic
actors [107] that always exhibit the same behavior independent of the used MoC.
The presence of several \directors" ensures the scheduling of the model according
to the rules of a certain model of computation. Among the others, PtolemyII
supports processes networks, in which a thread is executed for each actor and
the channel operations obey KPN rules. To enable the functional simulation of
software components extracted from OpenMP descriptions:
 We dened a new \director" extending the \Shared Memory Process Net-
work Director". Before executing all actors, this director creates a pool of
shared memory locations, whose starting address is passed to all actors in
the system. This required hacking some parts of the PtolemyII Java source
code.
 We devised a plug-and-play mechanism for the denition of the behavior of
each SMPN actor, based on the JNA library [114], not complying with the
PtolemyII actor class mechanisms for dening the functional behavior on the
actor ring. As an example, the actor number 1 of the model automatically
links the shared library actor1 found in the same directory searching for
a function with the following signature void processOnFire(int start,
char *sharedMemory, int *done). The parameter passing is embedded in
the new \SMPN director", relying on the JNA library.
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5.6 Early cost estimation
A central tool supporting automated DSE in the design ow is provided by EASTER
(EArly coST EstimatoR), included in gure 5.1. In fact, early prediction of hard-
ware complexity is essential in driving hardware/software partitioning and the
automated generation of HDL descriptions from high-level code, as it helps es-
timate the \hardware cost" of a given high-level code segment before the actual
synthesis takes place, dramatically reducing the time required for an exhaustive
exploration of dierent design choices. An essential aspect of EASTER is that it
can infer early hardware estimates directly from the source C / OpenMP code by
applying a linear regression model to a set of metrics extracted from the high-level
code. EASTER is developed on top of the LLVM compiler infrastructure [115]
along with the R statistical package [116] used to perform regression analysis. It
can be pre-congured for specic HLS engines by collecting extensive experimen-
tal results on a large body of C benchmarks. Relying on the custom LLVM-based
compiler, the C source les are processed deriving a representation of the program
in static single assignment (SSA) form. This representation captures a number
of essential aspects of the program structure that can be used to perform quan-
titative evaluations on the application structure. As an example, the complexity
of the control ow graph is likely to inuence the amount of resources needed to
implement the control logic of the hardware block. We thus consider, among the
others, a set of metrics that capture such aspects, such as the cyclomatic complex-
ity. Similar considerations can be done for the basic building blocks of the control
ow graph. These correspond to basic operations such as additions, comparisons,
multiplications, logic operations etc, which impact the amount of logic resources
required to implement the given program in hardware. A few relevant software
metrics are listed in Table 5.2.
During the pre-conguration of EASTER, performed only once for each dierent
HLS engine to be used, estimations are computed for all supported metrics on
the input high-level benchmarks, and are then collected in a database, along with
the actual data coming from the synthesis and place&route process. The data are
then examined by means of a linear regression analysis, yielding a linear model
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Name Meaning
ops div flt oating point divisions
ops mul flt oating point multiplication
ops add flt oating point sum and subtractions
ops div iN integer division (N bits wide) operations
ops mul iN integer multiplication (N bits wide)
operations
ops add iN integer sum (N bits wide) operations
ops bra cond conditional branches
cfg cyc cyclomatic complexity of the CFG
blk dep tot weighted sum of the nesting level of
all basic blocks
loops number of loops in the CFG
mem flt tot memory consumed by
oating point variables
mem int tot memory consumed by integer variables
Table 5.2: The most relevant software metrics identied by EASTER
describing the dependence between some of the metrics extracted and the real
synthesis data.
Once the pre-conguration is completed, EASTER can be used to process the
source les generated by SOPHIE, providing an ecient and convenient way to
populate the ILP model of section 5.3.3 with reliable performance parameters
(e.g. ALUTi, AFFi, etc). The computation of the estimates is as fast as a soft-
ware compilation of the high-level code, followed by the application of a linear
equation to the extracted metrics. The accuracy of the estimates is always within
an acceptable threshold, being less than 20% for LUTs and less than 10% for
ip-ops.
Notice that, in addition to hardware cost estimation, EASTER also provides a
tool to evaluate the latency of the single components instantiated in the system.
The tool relies on an Instruction Set Simulator (ISS) for each of the used general-
purpose core. To give the designer an early estimate of the global execution time,
the single latencies are combined by EASTER with the SMPN, describing how the
components interacts with each other, and the results provided by the ILP solver.
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5.7 System architecture
In the last steps of the design ow, the optimized design choices are translated
into a physical implementation, as shown in the bottom part of gure 5.1. For
the platform-based system composition we adopted the Embedded Development
Kit (EDK) [117] as currently the prototypical environment only supports Xilinx
FPGA devices and Microblaze processors for the implementation of the software
subsystems. Figure 5.5 shows the reference architectural model adopted for the
generation of the physical system from the initial OpenMP application.
bankbankbank Off-chip
memory
Figure 5.5: Architecture of a heterogeneous MPSoC derived from an OpenMP
program
The system is structured in hierarchical interconnection domains since it derives
directly from what seen in chapter 4. Each cluster containing a subset of the
application components communicating by means of shared memory mechanisms.
Software subsystems are processors for which a portable C code (derived from the
OpenMP application) can be compiled. Hardware subsystems are generated with
HLS in order to execute parts of the original parallel code, or they can be ordinary
peripherals such as a non-volatile memory block to boot the code or a timer.
Each subsystem represents an OpenMP thread, executing a certain portion of the
original OpenMP code. The gure also depicts the memory infrastructure. Every
part of the application memory can be implemented in a dierent technology and
indeed be mapped to on-chip banks or o-chip memory. As explained before, the
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choice is made by the designer explicitly. If a specic array must be mapped to on-
chip memories it is subject to the memory partitioning step. In fact, each on-chip
memory subsystem corresponds to a memory bank as explained in chapters 2 and 3.
Special emphasis was put on the support for the shared and private clauses,
which are essential in OpenMP because of its model inherently based on shared
memory. As explained previously, shared variables are detected during compilation
by tracking each access and replacing it with suitable memory operations accessing
the appropriate areas.
The atomic registers, accessible on a particular address by all subsystems, al-
low the implementation of read-only-after-write primitives: if a read is performed
without a previous write, an error value is always returned. This device acts as
the basic building block for implementing synchronization directives. The number
of instantiated atomic registers is equal to the number of barrier, atomic, and
critical constructs plus the numbers of calls to omp init locks() (that creates
a lock) found in the original OpenMP code.
Hardware subsystems generated by HLS are memory mapped, have each their own
thread id (tid), have DMA master access capabilities, and include a Start/Done
synchronization port, in compliance with the SMPN model. The connection of
synchronization ports must obey the SMPN model. This is a fully distributed
approach where the OpenMP threads involved in a fork-join structure form a tree.
Each node in the tree, i.e. a thread, forwards a Start signal to its subtrees before
starting its own computation, and forwards a Done signal to its parent node only
after receiving all the subtree Done signals and completing its own task. As a
consequence, the implicit barrier at the end of OpenMP work-sharing constructs
takes a time corresponding to the worst-case propagation delay through the tree,
which is logarithmic in the number of threads.
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5.8 A step by step example: parallel JPEG en-
coding
This section demonstrates the proposed methodology by presenting a case study
of moderate complexity and going through the overall design ow from the speci-
cation down to the FPGA synthesis. The memory partitioning and interconnect
synthesis stages are not discussed because many examples have been already pre-
sented in previous chapters.
5.8.1 Parallel JPEG encoding
We chose a parallel JPEG encoder [118], where the image is decomposed into
several parts in order to speed-up the compression operation by distributing it
among several threads. We selected this specic case-study because:
 it is a moderately complex system enabling us to emphasize all the main
aspects of the ow;
 it is a well-established and widely treated case-study in the literature;
 it is a data intensive application that may require a large amount of memory
concurrently accessed by dierent components, which makes it well suited
to an OpenMP-based implementation.
Figure 5.6 contains the block diagram of the system.
The application compresses a 320x240 pixel bitmap image encoded with 8 bits
per pixel and stored into an external le-system. The compression uses a variable
quality rate chosen by the user, compliant with the JPEG standard. The com-
pressed image is stored into the same external lesystem. In the case the image
is not grayscaled, it is converted by the RGB2Gray converter. The original image
is displayed on a DVI screen during processing. The block diagram includes the
typical components of a JPEG encoder. A key aspect is that some of them are
parallelized, e.g. the bi-dimensional DCT is distributed among several threads to
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Figure 5.6: The block diagram of the case-study: JPEG encoding
improve the processing rate. Other components, on the other hand, are not par-
allelized because of the diculties of extracting task-level parallelism from them.
The implementation of a few blocks dependent on the specic platform, i.e. the
lesystem, the image loader, the encoded image writer, the image displayer, and
the module for user-interaction, relied on third-party IP cores.
5.8.2 Design steps
The rst step in the ow is the C/OpenMP description of the application. This
is required for those parts of the system that need to be mapped to hardware as
accelerators or to software executed by on-chip processors. Third-party IP Cores
are of course not described in the high-level application. Below an example code
snippet is given:
unsigned char image[320*240]
omp_set_num_threads(4);
#pragma omp parallel private (all_the_other_variables) shared(image){
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RGB2Gray code
}
#pragma omp parallel {
NULL_MEAN code
}
#pragma omp parallel {
2D-DCT code
}
#pragma omp parallel {
Quantizer code
}
ZIG-ZAG SCANNING code
ENTROPY CODING code
Those components, where task-level parallelism can be extracted a-priori, are de-
scribed by means of OpenMP directives. They are processed by four concurrent
threads, as specied by the omp set num threads(4) directive. Other components
are described in plain C.
The next step resorts to the source-to-source compiler, SOPHIE, to analyze the C
OpenMP code and generate two sets of source les for software compilation and
for high-level synthesis, respectively. It was chosen because of its robustness and
its comprehensive hardware/software synchronization mechanisms.
The range of the for cycle is partitioned according to the overall number of threads
allocated for the RGB-to-Gray conversion. The generated hardware accelerator
stops on a blocking read on the input Start channel and performs a non-blocking
write on the Done channel as specied by the SMPN model. A similar source
module, not shown here, is generated by SOPHIE to support the functional sim-
ulation with PtolemyII and the software compilation for on-chip processors. Its
interface is void processOnFire(int start, unsigned char *sharedMemory,
int *done), while the code is very similar to example given above except for the
HLS-specic library function calls.
The generated source les are compiled as a shared library, so that the function
can be called by the simulator through the JNA library. Figure 5.7 shows the
PtolemyII depiction of the system derived from the SMPN specication of the
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system. The shared memory is not displayed but each actor has a pointer to it.
The barrier actors in the model are used to simulate the behavior of the master
Figure 5.7: PtolemyII simulation of the case-study
process. They can be used to build a SMPN whenever an OpenMP application has
multiple consecutive parallel regions. The representation is isomorphic with the
actual SMPN model of the application. Figure 5.8 shows the simulation results.
Figure 5.8: An example of execution of the case-study application
Following the source generation, the EASTER tool performs early cost function
estimation taking as input the same source les used for software compilation and
HLS. The design space exploration process is based on the LPSolve solver [119]
relying on a branch-and-bound algorithm to solve the ILP model described in
section 5.3.3. Constraining area and optimizing latency (or viceversa), yields the
typical Pareto-like curve. Finally, we proceed with system synthesis. The com-
ponents are separately synthesized and evaluated to verify the early cost function
estimations made by EASTER. Specically, hardware accelerators are synthesized
by means of HLS, while software components are executed on Xilinx Microblaze
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soft-cores in order to evaluate their execution times relying on the xps-timer IP
Core for time measurement. The timer was also used for measuring hardware
latencies. Xilinx XPS is used for system composition and Xilinx SDK for software
compilation and linking. The supporting components not directly involved in the
bulk processing (image and quality selection, lesystem, image loader, encoded
image writer, and image displayer) rely on Xilinx IP cores and the related device
drivers. For the physical implementation, we used a development board equipped
with a Xilinx XUPV5-LX110T device, a solid-state memory device containing the
lesystem, a DVI connector, and a few switches exploited for user interaction.
5.8.3 Quantitative results for the JPEG encoder
Table 5.3 shows the results of the hardware cost early estimation performed by
EASTER, targeting a xcv5-lx110t Virtex-5 FPGA device. To evaluate the accu-
Component Estimated LUTs Estimated Flip-ops
RGB2Gray(single thread) 619 436
NullMean(single thread) 702 510
2D-DCT(single thread) 1175 622
Quantizer(single thread) 987 583
ZigZag Scanning 1078 557
Entropy Coding 1321 808
Table 5.3: Results of the hardware cost early estimation
racy of the estimates derived by the tool, Table 5.4 provides the actual results
of the synthesis process, which match very closely those obtained during the fast
early estimation step.
Component Placed LUTs Placed Flip-ops
RGB2Gray(single thread) 678 478
NullMean(single thread) 652 558
2D-DCT(single thread) 1345 701
Quantizer(single thread) 901 532
ZigZag Scanning 978 513
Entropy Coding 1525 938
Table 5.4: Actual results in terms of hardware cost
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The ILP model specied for this experiment counts 1507 constraints and 396
variables. Model solving took approximately 1 second or less, depending on the
chosen objective function.
The design space exploration performs a comprehensive evaluation of the area/-
time trade-o, indicating various choices for hardware/software partitioning based
on the given area/time constraints. Some solutions in the design-space are depicted
in gure 5.9, which shows both early estimated and actual results. These are the
solutions obtained by constraining LUT occupation and minimizing global execu-
tion latency, which yields a familiar Pareto-like curve, as shown in the gure. For
Figure 5.9: DSE results for the case-study
example, considering a constraint of 12000 LUTs, the solver allocates the four 2D-
DCT components to hardware accelerators and instantiates four processors. The
RGB2Grayi, NullMeani, and Quantizeri components are allocated to the ith pro-
cessor as software routines and scheduled sequentially. The Zig-Zag Scanning and
Entropy coding components are also synthesized as software routines and allocated
to the rst processor. The pure area overhead related to both synchronization and
communication OpenMP constructs and clauses in this example is 350 LUT and
200 FF per accelerator that are respectively the 0.5% and the 0.2% of the available
chip area.
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5.9 Experimental results
This section demonstrates the improvements over a previous work enabled by some
architectural techniques (section 5.9.1) as well as the scalability of the approach
(section 5.9.2).
5.9.1 Comparisons with previous work
We compared the results with [2], that is the only OpenMP-to-hardware translator
presenting a working tool and some quantitative performance evaluation. However,
the work in [2] does not generate a heterogeneous system. Rather, it generates only
hardware components (basically a state machine for each OpenMP thread) which
communicate using a centralized controller. As a consequence, it is inherently
suitable only for small systems.
Figure 5.10.a and gure 5.10.b compare the results with [2] in terms of speedup
and system frequency as the number of threads increases. Figure 5.10.a has been
obtained by an OpenMP description of the Sieve of Eratosthenes algorithm, while
gure 5.10.b concerns a program running an innite impulse response lter, as
in [2]. As can be noticed, the approach compares favourably in terms of scalability.
In fact, the approach in [2] suers from frequency degradation due to the presence
of centralized components that become more and more complex as the number
of threads increases. Moreover, its speedup is limited by the presence of such
centralized components that act as performance bottlenecks. On the contrary,
being highly distributed, the approach yields a satisfactory trend concerning both
clock frequency and speedup.
In conclusion, the approach achieves up to a 3.25x improvement concerning speedup
and a 4x improvement of the clock frequency.
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Figure 5.10: Comparisons with [2] (denoted Leow et al.) for the implemen-
tation of of the Sieve of Eratosthenes algorithm. (a) Speed-up vs. number of
threads. (b) System frequency (MHz) vs. number of threads.
5.9.2 Overheads and comparisons with software approaches
We also measured the run-time overhead incurred by the implementation of OpenMP
directives. Precisely, we evaluated the normalized overhead, i.e. the overhead/ex-
ecution time ratio, so that we could gure out which portion of the execution time
was taken by the runtime mechanisms for supporting constructs. To this aim,
we resorted to the well-known EPCC benchmarks [120] that provides a way to
evaluate performance overheads and compare OpenMP implementations. For the
experiments, we relied on a Virtex5-LX110T FPGA device.
The EPCC suite is composed of three applications:
1) Array bench, related to the overhead of handling variables scopes;
2) Sched bench, evaluating scheduling strategies;
3) Sync bench, running several synchronization mechanisms e.g. barrier,
single, critical, lock.
We benchmarked the implementation against a purely software version running on
an Intel i7 processor. However, due to normalization, technological details were
abstracted away favouring a fair comparison of scalability and eciency. The
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Figure 5.11: Experimental results. (a) Normalized overhead vs. number of
threads. (b) Average overhead slopes for several OpenMP constructs.
measures were conducted for many directives using 2 to 10 threads. 10 measures
per experiment were carried out and, then, averaged.
Figure 5.11.a presents the normalized overhead as the number of threads is in-
creased for the #pragma omp parallel directive. As suggested by the plot, the
normalized overhead (depicted by the solid line) is low in absolute values and tends
to be horizontal. This conrms the eciency and the scalability of the presented
approach. Looking at the #pragma omp parallel private(var) construct, the
FPGA system synthesized with the proposed approach had an average of 0:096
on the average whereas the i7 implementation of 0:616. The overhead in the pre-
sented methodology was only related to the activation of the threads by the start
signals and the barrier at the end of the construct controlled by the done signals.
The #pragma omp parallel firstprivate (var) clause had an average over-
head of 0:701 versus 0:841 on the i7. The overhead was the same of the private
clause plus a constant value due to the variable being copied from the shared
memory of the master thread to the private memory locations of the accelera-
tors. The #pragma omp for schedule (static) clause corresponds to the de-
fault setting for the thread scheduling strategy. It is thus representative of the
#pragma omp for construct. The average overhead was 0:069 versus 0:725 on the
i7. The #pragma omp for schedule (dynamic) clause is supported by the pro-
posed environment in spite of its dynamic nature, unlike the existing solutions for
OpenMP-to-hardware translation. The average overhead was 0:283 versus 0:895
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on the i7. Some constructs like #pragma omp single and #pragma omp master
are supported with no overhead since are solved totally at run-time.
Figure 5.11.b shows the overhead trends, showing the slopes of the overhead ob-
tained in the experiments. As an example, the overhead of the proposed method-
ology concerning the #pragma omp parallel firstprivate (var) directive in-
creases by 0:006 per thread, while it increases by 0:147 per thread in the software
implementation.
5.10 Related works
A large body of research works addressed embedded systems co-design method-
ologies, also including design space exploration techniques. The Daeadalus frame-
work [121] synthesizes C applications onto a programmable platform by an au-
tomated parallelization step based on Kahn Process Networks (KPNs) and an
optimization step based on a Strength Pareto Evolutionary Algorithm. Daedalus
architectures are built from a library of predened and preveried IP compo-
nents, including a variety of programmable processors, dedicated hardwired IP
cores, memories, and interconnects, allowing the implementation of a wide range
of heterogeneous MPSoC platforms. Although Daedalus is one of the most com-
plete academic approaches to ESL design, it does not provide standard forms for
specifying explicit parallelism, preventing the reuse of a large body of parallel
code, e.g. multicore applications, based on multithreading. Moreover, the de-
sign ow does not make use of high-level synthesis for hardware design, being a
purely platform-based approach. SystemCoDesigner [122] is another academic en-
vironment for ESL. The SystemCoDesigner design ow begins by describing the
application in form of a SystemC behavioral model to be written using the SYS-
TEMOC library [122]. Each SystemC module is dened by a nite state machine
specifying the communication behavior and methods controlled by the nite state
machine. These methods are executed atomically and data consumption and pro-
duction is only done after computing a method. Hence, SYSTEMOC realizes a
rule-based model of computation. The application domain in SystemCoDesigner
is restricted to multimedia and networking, i.e. streaming applications. Unlike
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Daedalus, SystemCoDesigner relies on high-level synthesis, allowing each actor in
the application to be implemented either as a hardware component on the FPGA
or a software routine. Furthermore, its design-entry formalism expresses explicit
task-level parallelism by incorporating a specic MoC. The design-entry language,
a subset of SystemC constrained by a particular MoC and incorporated into the
language by means of a library, limits the range of supported applications as it
does not support parallel multi-threaded code written for multicore applications
and high performance computing platforms, unlike the design ow presented here.
Other approaches include Metropolis [111], Koski [123], PeaCE [124]. All these
approaches rely on well dened MoCs: Koski uses KPNs, Metropolis allows the
use of various MoCs, and PeaCE uses a combination of two MoCs, one for con-
trol specication and another for data processing specication. None of them
takes into account the possibility of using a design-entry language with support
for explicit parallelism. Another example of an ESL design ow relying on a KPN
model is Compaan [125]. It requires input applications to be specied as parame-
terized static nested loop programs in the Matlab language. A KPN specication
is automatically derived and mapped onto a target platform composed of a micro-
processor and an FPGA.
As emphasized above, none of the previous ESL environments supports high-level
languages and formalisms borrowed from the parallel computing domain, partic-
ularly OpenMP [105], in spite of its popularity and its powerful model allowing
an easy description of parallel high-performance applications. The only aspect re-
cently explored by some works is related to the generation of hardware components
from OpenMP descriptions, along with the integration of hardware accelerators
in purely software OpenMP applications. The work in [2] created backends that
generate synthesizable VHDL or Handel-C [126] code from OpenMP C programs,
targeting an FPGA platform and presenting some quantitative results from their
tool. The approach is basically oriented to pure hardware synthesis where each
thread corresponds to a nite state machine. There is no explicit memory hierar-
chy, limiting the available memory to the resources available on chip and making it
dicult to support the shared memory in a scalable and ecient way. Few details
are provided concerning synchronization, while nested parallelism and dynamic
scheduling, a part of the OpenMP specication, are not supported. The authors
Chapter 5. Putting it all together: OpenMP-based System level design 133
of [127] presented the possibilities and limitations of the hardware synthesis of
OpenMP directives. The work concludes that OpenMP is relatively \hardware
friendly" due to the formalisms allowing an easy description of explicit paral-
lelism. However, it excludes the full support for the OpenMP standard, dropping
dynamic scheduling of threads, an essential aspect of OpenMP, and typically soft-
ware routines such as those related to time. The related work in [128] presented a
methodology for transforming an OpenMP program into a functionally equivalent
SystemC description. The emphasis is mainly on the source-to-source transfor-
mation process, as the output code is not necessarily guaranteed to be compliant
with the OSCI SystemC synthesizable Subset. The authors in [129] present some
extensions to OpenMP and a related runtime system implementation to spec-
ify the ooading of tasks to recongurable devices and the interoperability with
OpenMP. Their contribution essentially relies on a host-based model where one or
more FPGA boards act as accelerators providing functions to an OpenMP appli-
cation.
5.11 Conclusions
The research in the area of ESL design is increasingly targeting languages and
formalisms borrowed from the software domain for the specication of complex
embedded systems, including paradigms used for parallel computing. In line with
this trend, this chapter investigated an ESL design methodology based on the
widespread OpenMP parallel programming language for design entry and speci-
cation. As memory and communication are known to be the real bottlenecks in
parallel embedded systems, taking advantage of the memory partitioning and in-
terconnect design techniques presented in the previous chapters ensures high levels
of scalability. Unlike a few previous attempts to using OpenMP as a pure hardware
specication language [2, 127, 128], the proposed toolchain takes a system-oriented
approach targeting the automated generation and optimization of complex, het-
erogeneous MPSoCs, fully supporting the complete OpenMP specication based
on a range of techniques for the automated generation of the hardware/software
system components. One of the biggest benets using the proposed approach along
with its prototypical environment is the inherent support for dynamic scheduling,
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it is vital for heterogeneus architecture in which load balancing strongly aects
the overall performance; this is a unique feature that is not found in other re-
lated works. Furthermore, unlike other approaches, the nal architecture is fully
distributed both in hardware and in software also in the memories distribution; a
partitioned memory architecture is key to scalability. While several research works
aim at dening design methodologies encompassing design space exploration and
behavioral application specication [111, 121{124], none of them supports high
level parallel programming paradigms, unlike the approach proposed here. In par-
ticular, to support the specication of high-level multi-threaded applications speci-
ed through OpenMP, this work explored a new model of computation that ideally
suits OpenMP, allowing a direct formalization of high-level multithreaded appli-
cations and underpinning an eective approach to design space exploration. The
architecture optimization relies on an ad-hoc ILP formulation of the hardware/-
software partitioning and mapping problems, supported by an original technique
for early cost estimation to dramatically reduce the time required by the solution
space exploration. As a conclusion, thus, the presented ESL methodology creates
a direct path form high-level multi-threaded OpenMP applications down to au-
tomatically synthesized, heterogeneous hardware/software systems implemented
onto FPGA devices, extending the spectrum of ESL design to high-level OpenMP
applications.
Chapter 6
Conclusions
The decades of frequency scaling as the highroad for improving performance has
denitely come to an end [130]. As the era of heterogeneous many-core comput-
ing approaches, the memory and interconnect subsystems are becoming the over-
whelming bottleneck in the evolution of performance. In that respect, two kinds
of innovations appear to have the potential to change the future of computing.
On the one hand, there are key innovative technologies, such as 3D integration
and optical interconnects. For example, 3D integration implies shorter on-chip
wires and optical interconnects provide a promising low-power alternative. On
the other hand, electronic system level approaches aim to improve designs quality
by raising the abstraction layer and lling semantic gaps with intelligent design
automation techniques. The work presented in this thesis can be ascribed to the
latter category and, in particular, deals with the issues of memories and intercon-
nects customization because the way they are designed impacts scalability more
than anything else. Throughout the thesis we have adopted a bottom-up approach
by which we have rst explained our solutions for memory and interconnects and
then integrated them in a comprehensive design ow along with other architec-
tural optimizations. Although the presented techniques apply to both ASICs and
programmable logic, the experiments have been carried out by using FPGAs and
their accompanying programming tools. High-end FPGAs can be provided with
up to several thousands independent memory banks for an on-chip capacity up
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to around 10 Megabytes [58]. The presence of a ne-grained distributed mem-
ory, together with the ease of programmability, makes them an ideal platform for
experimenting customized solutions.
During chapter 2 we have seen how, in presence of many small and independent
memory blocks, memory partitioning constitutes the essence of memory design
and it is one of the most important factors for the actual parallelism achieved
by a synthesized circuit. Current high-level synthesis tools implement basic tech-
niques [36] by means of cyclic or block partitioning. Moreover, they partition
accesses at statements granularity instead of instances; this means that a certain
access in a certain statement is always made from the same memory bank. How-
ever, this limitation can be overcome by the adoption of polyhedral compilation
tools that look at instances, not just statements. As explained in the related work
section of chapter 2, the literature oers works already using polyhedral techniques
for memory partitioning, however they use a limiting mathematical abstraction for
representing partitioning solutions, namely hyperplanes. Hyperplanes are limit-
ing from two perspectives. First, they restrict the design space cutting o many
possibilities potentially good for performance; second, the excluded possibilities
are often the most area ecient. This second eect is the subject of chapter 3;
spatially irregular partitioning solutions lead to inecient datapaths as they in-
cur the bank switching eect. In that respect, while chapter 2 has introduced
the partitioning methodology, chapter 3 has shown how to improve the circuit
starting from an imposed partitioning solution providing a technique for reducing
bank switching. The mathematical abstraction used throughout the treatment are
integer sparse lattices. As lattices geometrically include hyperplanes, they enlarge
the solution space. Furthermore, they are provided with a high degree of spatial
regularity that directly reects into more compact datapaths. The adopted bench-
marks have shown that the adoption of lattices can save up to nearly half of the
area of the synthesized circuit while achieving the same latency. One more contri-
bution of the thesis, still concerning the memory subsystem, is having formalized
for the rst time the interplay between memory partitioning, bank switching and
loop unrolling. Unrolling has been shown to potentially improve the latency-area
product of the synthesized circuit considerably in presence of partitioning, three
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times on average for the considered benchmarks in case of eight independent mem-
ory banks. As a future development for the partitioning methodology, liveness of
memory locations might be taken into account. If a certain memory location is not
meant to be accessed anymore it can be overwritten with a dierent one, leading
to a reduction of the overall footprint.
Throughout chapters 2 and 3 there was an implicit assumption: the interconnec-
tion between the processing elements and the memory banks was always a partial
crossbar. This limitation stemmed only from relying on HLS tools in order to
generate the circuit after having transformed the source code introducing several
array names one-to-one mapped to banks. In chapter 4 we have removed this lim-
itation presenting a methodology for automating the communication architecture
for complex systems as in the case of numerous independent memory banks. As
for the memory partitioning technique, the methodology aims to customize the in-
terconnect to the system's requirements. As a consequence, the solutions depend
on how the application memory has been partitioned across the available banks;
dierent partitioning solutions imply dierent trac proles. The outcome of the
methodology is a heterogeneous interconnection infrastructure made of buses and
crossbars linked by means of ad-hoc congured bridges. The architecture is clus-
terized so that highly interacting subsystems can be placed close to each other.
In particular, three levels of parallelism have been identied: global-parallelism
across dierent independent clusters, intra-domain parallelism, relying on inher-
ently concurrent interconnect components such as crossbars, and inter-domain
parallelism, where multiple concurrent paths across dierent local domains are ex-
ploited. After the design space has been characterized, an automated methodology
to search it was presented, aimed at maximizing the exploitation of those forms
of parallelism. The approach dierentiates from the current literature because it
performs communication scheduling and interconnect synthesis concurrently. This
leads to a better communication locality within the same cluster and to a more
natural exploitation of the inter-cluster parallelism inherent to the architecture.
For the considered benchmarks, the presented methodology allows an area reduc-
tion ranging between 30% and 70% compared to full crossbar implementations
while keeping the latency degradation negligible.
In the nal chapter, the thesis has proposed an automated design ow that well
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ts in the current ESL panorama and tendencies. As the experimental results
conrm, it oers high levels of scalability and performance. This comes as the
result of having integrated automated techniques for memory partitioning and in-
terconnection design. The adoption of OpenMP as design entry enables the reuse
of a large body of OpenMP code and kernels developed by the parallel computing
community. However, adopting a very high-level language creates a big semantic
gap that must be lled in order to derive a synthesizable system. Throughout
chapter 5 several techniques are presented in order to ll this gap partly reusing
the techniques introduced in the previous parts of the thesis. However, besides
interconnection and memory structures, other issues have been tackled such as
hardware/software partitioning and the support of OpenMP constructs. In that
respect, the implementation of proper dynamic scheduling of loops constitutes a
key innovation because it enables load balancing, traditionally regarded as an es-
sential aspect for heterogeneous systems. Experimental data have highlighted a
speed-up improvement of roughly three times against similar approaches for the
considered case study. The design ow executes sequentially the several steps that
are memory partitioning, interconnect synthesis, hardware/software task parti-
tioning and system synthesis. Undoubtedly, the separation of those steps simpli-
es the ow considerably, but on the other hand it represents an opportunity for
improvements and future developments. Ideally, all the design choices should be
carried out in one single design exploration stage that takes into account every
possible decision.
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